Quantifying the Efficacy of Logic Locking Methods

03/11/2021
by   Joseph Sweeney, et al.
0

The outsourced manufacturing of integrated circuits has increased the risk of intellectual property theft. In response, logic locking techniques have been developed for protecting designs by adding programmable elements to the circuit. These techniques differ significantly in both overhead and resistance to various attacks, leaving designers unable to discern their efficacy. To overcome this critical impediment for the adoption of logic locking, we propose two metrics, key corruption and minimum corruption, that capture the goals of locking under different attack scenarios. We develop a flow for approximating these metrics on generic locked circuits and evaluate several locking techniques.

READ FULL TEXT
research
05/21/2020

Latch-Based Logic Locking

Globalization of IC manufacturing has led to increased security concerns...
research
07/04/2018

A New Paradigm for Fault-Tolerant Computing with Interconnect Crosstalks

The CMOS integrated chips at advanced technology nodes are becoming more...
research
04/28/2023

Unraveling Latch Locking Using Machine Learning, Boolean Analysis, and ILP

Logic locking has become a promising approach to provide hardware securi...
research
01/11/2023

Resynthesis-based Attacks Against Logic Locking

Logic locking has been a promising solution to many hardware security th...
research
10/11/2020

SANSCrypt: A Sporadic-Authentication-Based Sequential Logic Encryption Scheme

We propose SANSCrypt, a novel sequential logic encryption scheme to prot...
research
03/08/2018

Deep RNN-Oriented Paradigm Shift through BOCANet: Broken Obfuscated Circuit Attack

This is the first work augmenting hardware attacks mounted on obfuscated...
research
04/02/2014

Skybridge: 3-D Integrated Circuit Technology Alternative to CMOS

Continuous scaling of CMOS has been the major catalyst in miniaturizatio...

Please sign up or login with your details

Forgot password? Click here to reset