DeepAI AI Chat
Log In Sign Up

qBSA: Logic Design of a 32-bit Block-Skewed RSFQ Arithmetic Logic Unit

by   Souvik Kundu, et al.
University of Southern California

Single flux quantum (SFQ) circuits are an attractive beyond-CMOS technology because they promise two orders of magnitude lower power at clock frequencies exceeding 25 GHz.However, every SFQ gate is clocked creating very deep gate-level pipelines that are difficult to keep full, particularly for sequences that include data-dependent operations. This paper proposes to increase the throughput of SFQ pipelines by re-designing the datapath to accept and operate on least-significant bits (LSBs) clock cycles earlier than more significant bits. This skewed datapath approach reduces the latency of the LSB side which can be feedback earlier for use in subsequent data-dependent operations increasing their throughput. In particular,we propose to group the bits into 4-bit blocks that are operatedon concurrently and create block-skewed datapath units for 32-bit operation. This skewed approach allows a subsequent data-dependent operation to start evaluating as soon as the first 4-bit block completes. Using this general approach, we developa block-skewed MIPS-compatible 32-bit ALU. Our gate-level Verilog design improves the throughput of 32-bit data dependent operations by 2x and 1.5x compared to previously proposed 4-bit bit-slice and 32-bit Ladner-Fischer ALUs respectively.


page 1

page 3


Bit-Parallel Vector Composability for Neural Acceleration

Conventional neural accelerators rely on isolated self-sufficient functi...

Fast Parallel Integer Adder in Binary Representation

An integer adder for integers in the binary representation is one of the...

ERSFQ 8-bit Parallel Arithmetic Logic Unit

We have designed and tested a parallel 8-bit ERSFQ arithmetic logic unit...

Novel Efficient Scalable QCA XOR and Full Adder Designs

Circuit design based on Quantum-dots Cellular Automata technology offers...

HiKonv: Maximizing the Throughput of Quantized Convolution With Novel Bit-wise Management and Computation

Quantization for CNN has shown significant progress with the intention o...

Algorithmic counting of nonequivalent compact Huffman codes

It is known that the following five counting problems lead to the same i...

Optimizing Scrubbing by Netlist Analysis for FPGA Configuration Bit Classification and Floorplanning

Existing scrubbing techniques for SEU mitigation on FPGAs do not guarant...