PolarBear: A 28-nm FD-SOI ASIC for Decoding of Polar Codes

08/31/2017
by   Pascal Giard, et al.
0

Polar codes are a recently proposed class of block codes that provably achieve the capacity of various communication channels. They received a lot of attention as they can do so with low-complexity encoding and decoding algorithms, and they have an explicit construction. Their recent inclusion in a 5G communication standard will only spur more research. However, only a couple of ASICs featuring decoders for polar codes were fabricated, and none of them implements a list-based decoding algorithm. In this paper, we present ASIC measurement results for a fabricated 28 nm CMOS chip that implements two different decoders: the first decoder is tailored toward error-correction performance and flexibility. It supports any code rate as well as three different decoding algorithms: successive cancellation (SC), SC flip and SC list (SCL). The flexible decoder can also decode both non-systematic and systematic polar codes. The second decoder targets speed and energy efficiency. We present measurement results for the first silicon-proven SCL decoder, where its coded throughput is shown to be of 306.8 Mbps with a latency of 3.34 us and an energy per bit of 418.3 pJ/bit at a clock frequency of 721 MHz for a supply of 1.3 V. The energy per bit drops down to 178.1 pJ/bit with a more modest clock frequency of 308 MHz, lower throughput of 130.9 Mbps and a reduced supply voltage of 0.9 V. For the other two operating modes, the energy per bit is shown to be of approximately 95 pJ/bit. The less flexible high-throughput unrolled decoder can achieve a coded throughput of 9.2 Gbps and a latency of 628 ns for a measured energy per bit of 1.15 pJ/bit at 451 MHz.

READ FULL TEXT

page 4

page 6

research
02/03/2017

A Multi-Gbps Unrolled Hardware List Decoder for a Systematic Polar Code

Polar codes are a new class of block codes with an explicit construction...
research
03/16/2016

Fast Low-Complexity Decoders for Low-Rate Polar Codes

Polar codes are capacity-achieving error-correcting codes with an explic...
research
05/08/2018

A High-Throughput Architecture of List Successive Cancellation Polar Codes Decoder with Large List Size

As the first kind of forward error correction (FEC) codes that achieve c...
research
07/04/2018

A 5.16Gbps decoder ASIC for Polar Code in 16nm FinFET

Polar codes has been selected as 5G standard. However, only a couple of ...
research
07/19/2021

Fast polar codes for terabits-per-second throughput communications

Targeting high-throughput and low-power communications, we implement two...
research
08/27/2021

Terabit-per-Second Multicore Polar Code Successive Cancellation Decoders

This work presents a high throughput and energy efficient multicore (MC)...
research
04/04/2019

An Asymmetric Adaptive SCL Decoder Hardware for Ultra-Low-Error-Rate Polar Codes

In theory, Polar codes do not exhibit an error floor under successive-ca...

Please sign up or login with your details

Forgot password? Click here to reset