PhaseMAC: A 14 TOPS/W 8bit GRO based Phase Domain MAC Circuit for In-Sensor-Computed Deep Learning Accelerators

08/23/2018
by   Kentaro Yoshioka, et al.
0

PhaseMAC (PMAC), a phase domain Gated-Ring-Oscillator (GRO) based 8bit MAC circuit, is proposed to minimize both area and power consumption of deep learning accelerators. PMAC composes of only digital cells and consumes significantly smaller power than standard digital designs, owing to its efficient analog accumulation nature. It occupies 26.6 times smaller area than conventional analog designs, which is competitive to digital MAC circuits. PMAC achieves a peak efficiency of 14 TOPS/W, which is best reported and 48 than conventional arts. Results in anomaly detection tasks are demonstrated, which is the hottest application in the industrial IoT scene.

READ FULL TEXT
research
06/23/2021

Prospects for Analog Circuits in Deep Networks

Operations typically used in machine learning al-gorithms (e.g. adds and...
research
08/01/2022

A 23 μW Keyword Spotting IC with Ring-Oscillator-Based Time-Domain Feature Extraction

This article presents the first keyword spotting (KWS) IC which uses a r...
research
09/17/2015

A balanced rail-to-rail all digital comparator using only standard cells

An all-digital comparator with full input range is presented. It outperf...
research
05/11/2022

Process, Bias and Temperature Scalable CMOS Analog Computing Circuits for Machine Learning

Analog computing is attractive compared to digital computing due to its ...
research
11/23/2020

Machine Learning enables Ultra-Compact Integrated Photonics through Silicon-Nanopattern Digital Metamaterials

In this work, we demonstrate three ultra-compact integrated-photonics de...
research
09/01/2020

Survey of Machine Learning Accelerators

New machine learning accelerators are being announced and released each ...

Please sign up or login with your details

Forgot password? Click here to reset