PERIDOT Codes: Replacing Identifiers, Sequence Numbers and Nonces with Permutations

04/01/2022
by   Florian Euchner, et al.
0

Identifiers and sequence numbers make up a large part of the protocol overhead in certain low-power wide-area networks. The requirement for cryptographic nonces in authentication and encryption schemes often demands excessively long sequence numbers, which leads to an increase in energy consumption per transmitted packet. In this paper, the novel PERIDOT coding scheme is proposed. It replaces identifiers and sequence numbers with a code, based on which receivers can identify transmitters with high confidence. PERIDOT is based on specially constructed integer permutations assigned to transmitters. An upper bound on the performance of PERIDOT codes is provided and methods for constructing particularly suitable permutations are presented. In practice, PERIDOT can significantly increase intervals between nonce reuses and, at the same time, reduce power consumption.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
08/16/2018

Low-Power Cooling Codes with Efficient Encoding and Decoding

A class of low-power cooling (LPC) codes, to control simultaneously both...
research
02/23/2018

Counting Extended Irreducible Goppa Codes

We obtain an upper bound on the number of extended irreducible q-ary Gop...
research
07/10/2019

Low Power Receiver Front Ends: Scaling Laws and Applications

In this paper, we combine communication-theoretic laws with known, pract...
research
04/26/2021

Reconfigurable Adaptive Channel Sensing

Channel sensing consists of probing the channel from time to time to che...
research
05/21/2017

Some Schemes for Implementation of Arithmetic Operations with Complex Numbers Using Squaring Units

In this paper, new schemes for a squarer, multiplier and divider of comp...
research
01/14/2021

Decoding of Interleaved Linearized Reed-Solomon Codes with Applications to Network Coding

Recently, Martinez-Penas and Kschischang (IEEE Trans. Inf. Theory, 2019)...
research
09/06/2016

A Hardware-Efficient Approach to Computing the Rotation Matrix from a Quaternion

In this paper, we have proposed a novel VLSI-oriented approach to comput...

Please sign up or login with your details

Forgot password? Click here to reset