Particle Swarm Optimization Framework for Low Power Testing of VLSI Circuits

11/07/2011
by   Balwnder Singh, et al.
0

Power dissipation in sequential circuits is due to increased toggling count of Circuit under Test, which depends upon test vectors applied. If successive test vectors sequences have more toggling nature then it is sure that toggling rate of flip flops is higher. Higher toggling for flip flops results more power dissipation. To overcome this problem, one method is to use GA to have test vectors of high fault coverage in short interval, followed by Hamming distance management on test patterns. This approach is time consuming and needs more efforts. Another method which is purposed in this paper is a PSO based Frame Work to optimize power dissipation. Here target is to set the entire test vector in a frame for time period 'T', so that the frame consists of all those vectors strings which not only provide high fault coverage but also arrange vectors in frame to produce minimum toggling.

READ FULL TEXT

Authors

page 1

page 2

page 3

page 4

11/26/2021

Testability-Aware Low Power Controller Design with Evolutionary Learning

XORNet-based low power controller is a popular technique to reduce circu...
07/01/2020

Regression Test Case Prioritization by Code Combinations Coverage

Regression test case prioritization (RTCP) aims to improve the rate of f...
11/22/2017

An Improved Scheme for Pre-computed Patterns in Core-based SoC Architecture

By advances in technology, integrated circuits have come to include more...
07/13/2018

On the Number of Circuits in Regular Matroids (with Connections to Lattices and Codes)

We show that for any regular matroid on m elements and any α≥ 1, the num...
08/08/2019

High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors

Recent safety standards set stringent requirements for the target fault ...
04/12/2022

AdaTest:Reinforcement Learning and Adaptive Sampling for On-chip Hardware Trojan Detection

This paper proposes AdaTest, a novel adaptive test pattern generation fr...
12/30/2021

Comparing different solutions for testing resistive defects in low-power SRAMs

Low-power SRAM architectures are especially sensitive to many types of d...
This week in AI

Get the week's most popular data science and artificial intelligence research sent straight to your inbox every Saturday.