Parallel Hardware for Faster Morphological Analysis

04/09/2019
by   Issam Damaj, et al.
0

Morphological analysis in the Arabic language is computationally intensive, has numerous forms and rules, and is intrinsically parallel. The investigation presented in this paper confirms that the effective development of parallel algorithms and the derivation of corresponding processors in hardware enable implementations with appealing performance characteristics. The presented developments of parallel hardware comprise the application of a variety of algorithm modelling techniques, strategies for concurrent processing, and the creation of pioneering hardware implementations that target modern programmable devices. The investigation includes the creation of a linguistic-based stemmer for Arabic verb root extraction with extended infix processing to attain high-levels of accuracy. The implementations comprise three versions, namely, software, non-pipelined processor, and pipelined processor with high throughput. The targeted systems are high-performance multi-core processors for software implementations and high-end Field Programmable Gate Array systems for hardware implementations. The investigation includes a thorough evaluation of the methodology, and performance and accuracy analyses of the developed software and hardware implementations. The pipelined processor achieved a significant speedup of 5571.4 over the software implementation. The developed stemmer for verb root extraction with infix processing attained accuracies of 87 Surat Al-Ankabut.

READ FULL TEXT

page 3

page 4

page 8

page 9

page 10

page 13

page 14

page 15

research
03/30/2019

An Analysis Framework for Hardware and Software Implementations with Applications from Cryptography

With the richness of present-day hardware architectures, tightening the ...
research
02/15/2020

High-speed KATAN Ciphers on-a-Chip

Security in embedded systems has become a main requirement in modern ele...
research
12/10/2018

Application-Specific System Processor for the SHA-1 Hash Algorithm

This work proposes an Application-Specific System Processor (ASSP) hardw...
research
05/13/2019

Analysis of Pipelined KATAN Ciphers under Handle-C for FPGAs

Embedded Systems are everywhere from the smartphones we hold in our hand...
research
07/10/2019

HTCC: Haskell to Handel-C Compiler

Functional programming languages, such as Haskell, enable simple, concis...
research
03/20/2016

Beyond Binary Computers: How To Implement Multi-Switch Computer Hardware and Software and; The Advantage of a Multi-Switched Computer

This paper explores the possibilities of using a computing methodology -...
research
12/20/2016

NOP - A Simple Experimental Processor for Parallel Deployment

The design of a parallel computing system using several thousands or eve...

Please sign up or login with your details

Forgot password? Click here to reset