Optimum Reconfiguration of Routing Interconnection Network in APSoC Fabrics

08/04/2020
by   Mostafa Darvishi, et al.
0

This paper presents an automated algorithm for optimum configuration of routing interconnection network in Xilinx Zynq-7000 All programmable system-on-chip (APSoC) fabrics. A method to configure circuits with optimum routing resources is presented along with their performance parameters with and without the proposed algorithm. The proposed algorithm enables full control over routing resources for using different interconnection types in order to create routing-based circuit-under-test. The algorithm proposes the routing techniques through the 2-D array of switch matrices inside the interconnection network and automatically identifies the involved programmable interconnection points associated with a node. An experimental setup is proposed to measure the performance parameters such as slack time and power with and without the applied algorithm on the APSoC routing resources. The proposed setup requires no external equipment such as manufactured equipments or external instruments for performance measurement.

READ FULL TEXT

page 1

page 2

page 3

research
10/25/2018

A General, Fault tolerant, Adaptive, Deadlock-free Routing Protocol for Network-on-chip

The paper presents a topology-agnostic greedy protocol for network-on-ch...
research
04/19/2018

Toward a Programmable FIB Caching Architecture

The current Internet routing ecosystem is neither sustainable nor econom...
research
10/02/2021

Optimized Graph Based Routing Algorithm for the Angara Interconnect

JSC NICEVT has developed the Angara high-speed interconnect with 4D toru...
research
05/19/2018

ACR: a cluster-based routing protocol for VANET

Clustering is a technique used in network routing to enhance the perform...
research
06/20/2019

A Deep Reinforcement Learning Approach for Global Routing

Global routing has been a historically challenging problem in electronic...
research
08/01/2021

Efficient On-Chip Multicast Routing based on Dynamic Partition Merging

Networks-on-chips (NoCs) have become the mainstream communication infras...
research
11/12/2018

Simple FPGA routing graph compression

Modern FPGAs continue to increase in capacity which requires more memory...

Please sign up or login with your details

Forgot password? Click here to reset