Optimizing Scrubbing by Netlist Analysis for FPGA Configuration Bit Classification and Floorplanning

07/25/2017
by   Bernhard Schmidt, et al.
0

Existing scrubbing techniques for SEU mitigation on FPGAs do not guarantee an error-free operation after SEU recovering if the affected configuration bits do belong to feedback loops of the implemented circuits. In this paper, we a) provide a netlist-based circuit analysis technique to distinguish so-called critical configuration bits from essential bits in order to identify configuration bits which will need also state-restoring actions after a recovered SEU and which not. Furthermore, b) an alternative classification approach using fault injection is developed in order to compare both classification techniques. Moreover, c) we will propose a floorplanning approach for reducing the effective number of scrubbed frames and d), experimental results will give evidence that our optimization methodology not only allows to detect errors earlier but also to minimize the Mean-Time-To-Repair (MTTR) of a circuit considerably. In particular, we show that by using our approach, the MTTR for datapath-intensive circuits can be reduced by up to 48.5

READ FULL TEXT

page 3

page 12

page 15

research
10/23/2018

Criticality Aware Soft Error Mitigation in the Configuration Memory of SRAM based FPGA

Efficient low complexity error correcting code(ECC) is considered as an ...
research
08/31/2020

Machine Learning Clustering Techniques for Selective Mitigation of Critical Design Features

Selective mitigation or selective hardening is an effective technique to...
research
07/10/2020

Efficient ancilla-free reversible and quantum circuits for the Hidden Weighted Bit function

The Hidden Weighted Bit function plays an important role in the study of...
research
07/04/2018

Crosstalk based Fine-Grained Reconfiguration Techniques for Polymorphic Circuits

Truly polymorphic circuits, whose functionality/circuit behavior can be ...
research
11/19/2021

Policy Gradient Approach to Compilation of Variational Quantum Circuits

We propose a method for finding approximate compilations of quantum circ...
research
09/26/2021

HARP: Practically and Effectively Identifying Uncorrectable Errors in Memory Chips That Use On-Die Error-Correcting Codes

State-of-the-art techniques for addressing scaling-related main memory e...
research
01/29/2020

qBSA: Logic Design of a 32-bit Block-Skewed RSFQ Arithmetic Logic Unit

Single flux quantum (SFQ) circuits are an attractive beyond-CMOS technol...

Please sign up or login with your details

Forgot password? Click here to reset