On the Power of Symmetric Linear Programs

01/23/2019
by   Albert Atserias, et al.
0

We consider families of symmetric linear programs (LPs) that decide a property of graphs (or other relational structures) in the sense that, for each size of graph, there is an LP defining a polyhedral lift that separates the integer points corresponding to graphs with the property from those corresponding to graphs without the property. We show that this is equivalent, with at most polynomial blow-up in size, to families of symmetric Boolean circuits with threshold gates. In particular, when we consider polynomial-size LPs, the model is equivalent to definability in a non-uniform version of fixed-point logic with counting (FPC). Known upper and lower bounds for FPC apply to the non-uniform version. In particular, this implies that the class of graphs with perfect matchings has polynomial-size symmetric LPs while we obtain an exponential lower bound for symmetric LPs for the class of Hamiltonian graphs. We compare and contrast this with previous results (Yannakakis 1991) showing that any symmetric LPs for the matching and TSP polytopes have exponential size. As an application, we establish that for random, uniformly distributed graphs, polynomial-size symmetric LPs are as powerful as general Boolean circuits. We illustrate the effect of this on the well-studied planted-clique problem.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
07/15/2020

Observations on Symmetric Circuits

We study symmetric arithmetic circuits and improve on lower bounds given...
research
01/04/2023

New Lower Bounds against Homogeneous Non-Commutative Circuits

We give several new lower bounds on size of homogeneous non-commutative ...
research
02/08/2023

Lower bounds for Choiceless Polynomial Time via Symmetric XOR-circuits

Choiceless Polynomial Time (CPT) is one of the few remaining candidate l...
research
07/09/2021

Smaller ACC0 Circuits for Symmetric Functions

What is the power of constant-depth circuits with MOD_m gates, that can ...
research
07/08/2021

Choiceless Polynomial Time, Symmetric Circuits and Cai-Fürer-Immerman Graphs

Choiceless Polynomial Time (CPT) is currently the only candidate logic f...
research
04/09/2018

Symmetric Circuits for Rank Logic

Fixed-point logic with rank (FPR) is an extension of fixed-point logic w...
research
06/23/2023

On reliable computation over larger alphabets

We present two new positive results for reliable computation using formu...

Please sign up or login with your details

Forgot password? Click here to reset