On the accuracy and usefulness of analytic energy models for contemporary multicore processors

03/05/2018
by   Johannes Hofmann, et al.
0

This paper presents refinements to the execution-cache-memory performance model and a previously published power model for multicore processors. The combination of both enables a very accurate prediction of performance and energy consumption of contemporary multicore processors as a function of relevant parameters such as number of active cores as well as core and Uncore frequencies. Model validation is performed on the Sandy Bridge-EP and Broadwell-EP microarchitectures. Production-related variations in chip quality are demonstrated through a statistical analysis of the fit parameters obtained on one hundred Broadwell-EP CPUs of the same model. Insights from the models are used to explain the performance- and energy-related behavior of the processors for scalable as well as saturating (i.e., memory-bound) codes. In the process we demonstrate the models' capability to identify optimal operating points with respect to highest performance, lowest energy-to-solution, and lowest energy-delay product and identify a set of best practices for energy-efficient execution.

READ FULL TEXT
research
09/12/2016

An ECM-based energy-efficiency optimization approach for bandwidth-limited streaming kernels on recent Intel Xeon processors

We investigate an approach that uses low-level analysis and the executio...
research
10/31/2020

An analytic performance model for overlapping execution of memory-bound loop kernels on multicore CPUs

Complex applications running on multicore processors show a rich perform...
research
10/19/2019

Analytical models of Energy and Throughput for Caches in MPSoCs

General trends in computer architecture are shifting more towards parall...
research
09/25/2019

An Improvement Over Threads Communications on Multi-Core Processors

Multicore is an integrated circuit chip that uses two or more computatio...
research
08/02/2021

Energy Efficiency Aspects of the AMD Zen 2 Architecture

In High Performance Computing, systems are evaluated based on their comp...
research
05/16/2022

Pulsar: A Superconducting Delay-Line Memory

Logic and fabrication advancements have renewed interest in superconduct...
research
06/24/2019

A formalisation of the SPARC TSO memory model for multi-core machine code

SPARC processors have many applications in mission-critical industries s...

Please sign up or login with your details

Forgot password? Click here to reset