On Designing Secure and Robust Scan Chain for Protecting Obfuscated Logic

05/08/2020
by   Hadi Mardani Kamali, et al.
0

In this paper, we assess the security and testability of the state-of-the-art design-for-security (DFS) architectures in the presence of scan-chain locking/obfuscation, a group of solution that has previously proposed to restrict unauthorized access to the scan chain. We discuss the key leakage vulnerability in the recently published prior-art DFS architectures. This leakage relies on the potential glitches in the DFS architecture that could lead the adversary to make a leakage condition in the circuit. Also, we demonstrate that the state-of-the-art DFS architectures impose some substantial architectural drawbacks that moderately affect both test flow and design constraints. We propose a new DFS architecture for building a secure scan chain architecture while addressing the potential of key leakage. The proposed architecture allows the designer to perform the structural test with no limitation, enabling an untrusted foundry to utilize the scan chain for manufacturing fault testing without needing to access the scan chain. Our proposed solution poses negligible limitation/overhead on the test flow, as well as the design criteria.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
06/18/2019

Is Robust Design-for-Security Robust Enough? Attack on Locked Circuits with Restricted Scan Chain Access

The security of logic locking has been called into question by various a...
research
06/09/2021

Information flow based defensive chain for data leakage detection and prevention: a survey

Mobile and IoT applications have greatly enriched our daily life by prov...
research
01/28/2021

GF-Flush: A GF(2) Algebraic Attack on Secure Scan Chains

Scan chains provide increased controllability and observability for test...
research
05/24/2020

SCRAMBLE: The State, Connectivity and Routing Augmentation Model for Building Logic Encryption

In this paper, we introduce SCRAMBLE, as a novel logic locking solution ...
research
12/23/2022

Approximate Scan Flip-flop to Reduce Functional Path Delay and Power Consumption

The scan-based testing has been widely used as a Design-for-Test (DfT) m...
research
09/22/2022

Equivariant Transduction through Invariant Alignment

The ability to generalize compositionally is key to understanding the po...

Please sign up or login with your details

Forgot password? Click here to reset