ObNoCs: Protecting Network-on-Chip Fabrics Against Reverse-Engineering Attacks

07/11/2023
by   Dipal Halder, et al.
0

Modern System-on-Chip designs typically use Network-on-Chip (NoC) fabrics to implement coordination among integrated hardware blocks. An important class of security vulnerabilities involves a rogue foundry reverse-engineering the NoC topology and routing logic. In this paper, we develop an infrastructure, , for protecting NoC fabrics against such attacks. systematically replaces router connections with switches that can be programmed after fabrication to induce the desired topology. Our approach provides provable redaction of NoC functionality: switch configurations induce a large number of legal topologies, only one of which corresponds to the intended topology. We implement the methodology on Intel Quartus™ Platform, and experimental results on realistic SoC designs show that the architecture incurs minimal overhead in power, resource utilization, and system latency.

READ FULL TEXT

page 7

page 9

page 10

page 13

page 15

research
07/05/2020

A Ring Router Microarchitecture for NoCs

Network-on-Chip (NoC) has become a popular choice for connecting a large...
research
11/25/2022

Sparse Hamming Graph: A Customizable Network-on-Chip Topology

Chips with hundreds to thousands of cores require scalable networks-on-c...
research
02/08/2019

Routing in Networks on Chip with Multiplicative Circulant Topology

The development of multi-core processor systems is a demanded branch of ...
research
10/28/2017

Reverse Engineering Camouflaged Sequential Integrated Circuits Without Scan Access

Integrated circuit (IC) camouflaging is a promising technique to protect...
research
04/20/2019

EOP: An Encryption-Obfuscation Solution for Protecting PCBs Against Tampering and Reverse Engineering

PCBs are the core components for the devices ranging from the consumer e...
research
05/21/2020

Latch-Based Logic Locking

Globalization of IC manufacturing has led to increased security concerns...
research
04/23/2020

Using DSP Slices as Content-Addressable Update Queues

Content-Addressable Memory (CAM) is a powerful abstraction for building ...

Please sign up or login with your details

Forgot password? Click here to reset