Novel Efficient Scalable QCA XOR and Full Adder Designs

02/27/2023
by   Behrouz Safaiezadeh, et al.
0

Circuit design based on Quantum-dots Cellular Automata technology offers power-efficiency and nano-size circuits. It is an attractive alternative to CMOS technology. The XOR gate is a widely used building element in arithmetic circuits. An efficient XOR gate in QCA computational circuits can significantly improve efficiency. This paper proposes two different approaches for designing 3-input QCA XOR gates with 10 and 8 cells. They require two clock phases to create output. They have efficient and scalable structures. To demonstrate the functionality of these structures, we design QCA full adders using the suggested gates and compare the results with existing designs. The proposed QCA full adder has only 12 cells and is the best compared to all the existing counterparts. We simulated and verified the proposed structures. We proved the functionality of the proposed QCA full adder and the suggested QCA XOR structures. Additionally, QCAPro is used to estimate the energy dissipation of the proposed XOR and Full-adder. The results demonstrated that the proposed designs have the desired performance based on the number of cells, occupied area, and latency.

READ FULL TEXT

page 2

page 3

page 4

page 10

research
09/10/2017

Design Methods for Polymorphic Combinational Logic Circuits based on the Bi_Decomposition Approach

Polymorphic circuits are a special kind of digital logic components, whi...
research
11/05/2018

TrojanZero: Switching Activity-Aware Design of Undetectable Hardware Trojans with Zero Power and Area Footprint

Conventional Hardware Trojan (HT) detection techniques are based on the ...
research
09/01/2021

Irredundant Buffer and Splitter Insertion and Scheduling-Based Optimization for AQFP Circuits

The adiabatic quantum-flux parametron (AQFP) is a promising energy-effic...
research
11/08/2022

Multiple-Valued Logic Circuit Design and Data Transmission Intended for Embedded Systems

This thesis proposes novel ternary circuits aiming to reduce energy to p...
research
07/18/2023

Impact of gate-level clustering on automated system partitioning of 3D-ICs

When partitioning gate-level netlists using graphs, it is beneficial to ...
research
01/21/2019

Automatic Synthesis of Totally Self-Checking Circuits

Totally self-checking (TSC) circuits are synthesised with a grid of comp...
research
01/29/2020

qBSA: Logic Design of a 32-bit Block-Skewed RSFQ Arithmetic Logic Unit

Single flux quantum (SFQ) circuits are an attractive beyond-CMOS technol...

Please sign up or login with your details

Forgot password? Click here to reset