Nanoseconds Timing System Based on IEEE 1588 FPGA Implementation

06/04/2018
∙
by   D. Pedretti, et al.
∙
0
∙

Clock synchronization procedures are mandatory in most physical experiments where event fragments are readout by spatially dislocated sensors and must be glued together to reconstruct key parameters (e.g. energy, interaction vertex etc.) of the process under investigation. These distributed data readout topologies rely on an accurate time information available at the frontend, where raw data are acquired and tagged with a precise timestamp prior to data buffering and central data collecting. This makes the network complexity and latency, between frontend and backend electronics, negligible within upper bounds imposed by the frontend data buffer capability. The proposed research work describes an FPGA implementation of IEEE 1588 Precision Time Protocol (PTP) that exploits the CERN Timing, Trigger and Control (TTC) system as a multicast messaging physical and data link layer. The hardware implementation extends the clock synchronization to the nanoseconds range, overcoming the typical accuracy limitations inferred by computers Ethernet based Local Area Network (LAN). Establishing a reliable communication between master and timing receiver nodes is essential in a message-based synchronization system. In the backend electronics, the serial data streams synchronization with the global clock domain is guaranteed by an hardware-based finite state machine that scans the bit period using a variable delay chain and finds the optimal sampling point. The validity of the proposed timing system has been proved in point-to-point data links as well as in star topology configurations over standard CAT-5e cables. The results achieved together with weaknesses and possible improvements are hereby detailed.

READ FULL TEXT

page 5

page 6

research
∙ 06/25/2020

Implementation of Symbol Timing Recovery for Estimation of Clock Skew

Time synchronization in any distributed network can be achieved by using...
research
∙ 05/06/2021

Clock Synchronization in Virtualized Distributed Real-Time Systems using IEEE 802.1AS and ACRN

Virtualization of distributed real-time systems enables the consolidatio...
research
∙ 07/08/2020

Energy Efficient Cross Layer Time Synchronization in Cognitive Radio Networks

Time synchronization is a vital concern for any Cognitive Radio Network ...
research
∙ 09/20/2021

IEEE 802.1AS Clock Synchronization Performance Evaluation of an Integrated Wired-Wireless TSN Architecture

Industrial control systems present numerous challenges from the communic...
research
∙ 05/21/2018

Communication with Crystal-Free Radios

We consider a communication channel where there is no common clock betwe...
research
∙ 02/11/2020

On Time Synchronization Issues in Time-Sensitive Networks with Regulators and Nonideal Clocks

Flow reshaping is used in time-sensitive networks (as in the context of ...
research
∙ 03/16/2023

Multi-Electrostatic FPGA Placement Considering SLICEL-SLICEM Heterogeneity, Clock Feasibility, and Timing Optimization

When modern FPGA architecture becomes increasingly complicated, modern F...

Please sign up or login with your details

Forgot password? Click here to reset