Multi-objective Digital Design Optimisation via Improved Drive Granularity Standard Cells

05/21/2021
by   Linan Cao, et al.
0

To tackle the complexity of state-of-the-art electronic systems, silicon foundries continuously shrink the technology nodes and electronic design automation (EDA) vendors offer hierarchical design flows to decompose systems into smaller blocks. However, such a staged design methodology consists of various levels of abstraction, where margins will be accumulated and result in degradation of the overall design quality. This limits the full use of capabilities of both the process technology and EDA tools. In this work, a study of drive granularity of standard cells is performed and an interpolation method is proposed for drive option expansion within original cell libraries. These aim to investigate how industrial synthesis tools deal with the drive strength selection using different granularity sets. In addition, a fully-automated, multi-objective (MO) EDA digital flow is introduced for power, performance, area (PPA) optimisation based on drive strength refinement. This population-based search method better handles the increased difficulty of cell selection when using larger logic libraries, producing better optimised solutions than standard tool flow in this case. The achieved experimental results demonstrate how the improved drive granularity cells overall enhance the quality of designs and how a significant improvement in trading off PPA is achieved by the MOEDA flow.

READ FULL TEXT
research
05/21/2021

Multi-objective Optimisation of Digital Circuits based on Cell Mapping in an Industrial EDA Flow

Modern electronic design automation (EDA) tools can handle the complexit...
research
02/24/2023

Improving the Data Efficiency of Multi-Objective Quality-Diversity through Gradient Assistance and Crowding Exploration

Quality-Diversity (QD) algorithms have recently gained traction as optim...
research
10/02/2018

DATC RDF: An Open Design Flow from Logic Synthesis to Detailed Routing

In this paper, we present DATC Robust Design Flow (RDF) from logic synth...
research
05/25/2018

Constraining the Synopsys Pin Access Checker Utility for Improved Standard Cells Library Verification Flow

While standard cell layouts are drawn with minimum design rules for maxi...
research
04/26/2023

PROBE3.0: A Systematic Framework for Design-Technology Pathfinding with Improved Design Enablement

We propose a systematic framework to conduct design-technology pathfindi...
research
09/17/2015

A balanced rail-to-rail all digital comparator using only standard cells

An all-digital comparator with full input range is presented. It outperf...
research
05/25/2018

Advanced In-Design Auto-Fixing Flow for Cell Abutment Pattern Matching Weakpoints

Pattern matching design verification has gained noticeable attention in ...

Please sign up or login with your details

Forgot password? Click here to reset