Modular Hardware Design with Timeline Types

04/20/2023
by   Rachit Nigam, et al.
0

Modular design is a key challenge for enabling large-scale reuse of hardware modules. Unlike software, however, hardware designs correspond to physical circuits and inherit constraints from them. Timing constraints – which cycle a signal arrives, when an input is read – and structural constraints – how often a multiplier accepts new inputs – are fundamental to hardware interfaces. Existing hardware design languages do not provide a way to encode these constraints; a user must read documentation, build scripts, or in the worst case, a module's implementation to understand how to use it. We present Filament, a language for modular hardware design that supports the specification and enforcement of timing and structural constraints for statically scheduled pipelines. Filament uses timeline types, which describe the intervals of clock-cycle time when a given signal is available or required. Filament enables safe composition of hardware modules, ensures that the resulting designs are correctly pipelined, and predictably lowers them to efficient hardware.

READ FULL TEXT

page 19

page 30

research
10/07/2019

Iodine: Verifying Constant-Time Execution of Hardware

To be secure, cryptographic algorithms crucially rely on the underlying ...
research
11/29/2021

Enabling Reusable Physical Design Flows with Modular Flow Generators

Achieving high code reuse in physical design flows is challenging but in...
research
09/02/2020

Quingo: A Programming Framework for Heterogeneous Quantum-Classical Computing with NISQ Features

Noisy Intermediate-Scale Quantum (NISQ) technology proposes requirements...
research
04/01/2021

Solver-Aided Constant-Time Circuit Verification

We present Xenon, a solver-aided method for formally verifying that Veri...
research
10/27/2017

Using Vivado-HLS for Structural Design: a NoC Case Study

There have been ample successful examples of applying Xilinx Vivado's "f...
research
03/24/2022

Exemplifying parametric timed specifications over signals with bounded behavior

Specifying properties can be challenging work. In this paper, we propose...
research
05/14/2017

Statistical Timing Analysis for Latch-Controlled Circuits with Reduced Iterations and Graph Transformations

Level-sensitive latches are widely used in high- performance designs. Fo...

Please sign up or login with your details

Forgot password? Click here to reset