Model Synthesis for Communication Traces of System-on-Chip Designs

02/13/2021
by   Hao Zheng, et al.
0

Concise and abstract models of system-level behaviors are invaluable in design analysis, testing, and validation. In this paper, we consider the problem of inferring models from communication traces of system-on-chip (SoC) designs. The traces capture communications among different blocks of a SoC design in terms of messages exchanged. The extracted models characterize the system-level communication protocols governing how blocks exchange messages, and coordinate with each other to realize various system functions. In this paper, the above problem is formulated as a constraint satisfaction problem, which is then fed to a SMT solver. The solutions returned by the SMT solver are used to extract the models that accept the input traces. In the experiments, we demonstrate the proposed approach with traces collected from a transaction-level simulation model of a multicore SoC design and traces of a more detailed multicore SoC design developed in GEM5 environment.

READ FULL TEXT
POST COMMENT

Comments

There are no comments yet.

Authors

page 5

04/29/2020

Mining Message Flows using Recurrent Neural Networks for System-on-Chip Designs

Comprehensive specifications are essential for various activities across...
05/22/2020

Mining Message Flows from System-on-Chip Execution Traces

Comprehensive and well-defined specifications are necessary to perform r...
01/15/2020

Learning Concise Models from Long Execution Traces

Abstract models of system-level behaviour have applications in design ex...
05/06/2020

A Post-Silicon Trace Analysis Approach for System-on-Chip Protocol Debug

Reconstructing system-level behavior from silicon traces is a critical p...
07/17/2019

A Communication-Centric Observability Selection for Post-Silicon System-on-Chip Integration Debug

Reconstruction of how components communicate with each other during syst...
03/09/2022

Deep Bidirectional Transformers for SoC Flow Specification Mining

High-quality system-level message flow specifications can lead to compre...
08/27/2021

Synthesis of Predictable Global NoC by Abutment in Synchoros VLSI Design

Synchoros VLSI design style has been proposed as an alternative to the s...
This week in AI

Get the week's most popular data science and artificial intelligence research sent straight to your inbox every Saturday.