MLP Aware Scheduling Techniques in Multithreaded Processors

08/12/2019
by   Murthy Durbhakula, et al.
0

Major chip manufacturers have all introduced Multithreaded processors. These processors are used for running a variety of workloads. Efficient resource utilization is an important design aspect in such processors. Particularly, it is important to take advantage of available memory-level parallelism(MLP). In this paper I propose a MLP aware operating system (OS) scheduling algorithm for Multithreaded Multi-core processors. By observing the MLP available in each thread and by balancing it with available MLP resources in the system the OS will come up with a new schedule of threads for the next quantum that could potentially improve overall performance. We do a qualitative comparison of our solution with other hardware and software techniques. This work can be extended by doing a quantitative evaluation and by further refining the scheduling optimization.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
08/23/2020

ILP Aware Scheduling on Multithreaded Multi-core Processors

Multithreaded Multi-core processors are prevalent today and are used for...
research
09/19/2019

Branch prediction related Optimizations for Multithreaded Processors

Major chip manufacturers have all introduced Multithreaded processors. T...
research
09/23/2018

OS Scheduling Algorithms for Memory Intensive Workloads in Multi-socket Multi-core servers

Major chip manufacturers have all introduced multicore microprocessors. ...
research
07/17/2019

CADS: Core-Aware Dynamic Scheduler for Multicore Memory Controllers

Memory controller scheduling is crucial in multicore processors, where D...
research
07/13/2020

Benchmarking 16-element quantum search algorithms on IBM quantum processors

We present experimental results on running 4-qubit unstructured search o...
research
05/30/2020

WattsApp: Power-Aware Container Scheduling

Containers are becoming a popular workload deployment mechanism in moder...
research
01/23/2023

Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism

The demise of Moore's Law and Dennard Scaling has revived interest in sp...

Please sign up or login with your details

Forgot password? Click here to reset