Mining Message Flows from System-on-Chip Execution Traces

05/22/2020
by   MD Rubel Ahmed, et al.
0

Comprehensive and well-defined specifications are necessary to perform rigorous and thorough validation of system-on-chip (SoC) designs. Message flows specify how components of an SoC design communicate and coordinate with each other to realize various system functions. Message flow specifications are essential for efficient system-level validation and debug for SoC designs. However, in practice such specifications are usually not available, often ambiguous, incomplete, or even contain errors. This paper addresses that problem by proposing a specification mining framework, FlowMiner, that automatically extracts message flows from SoC execution traces, which, unlike software traces, show a high degree of concurrency. A set of inference rules and optimization techniques are presented to improve mining performance and reduce mining complexity. Evaluation of this framework in several experiments shows promising results.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
04/29/2020

Mining Message Flows using Recurrent Neural Networks for System-on-Chip Designs

Comprehensive specifications are essential for various activities across...
research
03/09/2022

Deep Bidirectional Transformers for SoC Flow Specification Mining

High-quality system-level message flow specifications can lead to compre...
research
09/12/2022

Mining SoC Message Flows with Attention Model

High-quality system-level message flow specifications are necessary for ...
research
02/13/2021

Model Synthesis for Communication Traces of System-on-Chip Designs

Concise and abstract models of system-level behaviors are invaluable in ...
research
07/17/2019

A Communication-Centric Observability Selection for Post-Silicon System-on-Chip Integration Debug

Reconstruction of how components communicate with each other during syst...
research
08/20/2021

Mining Secure Behavior of Hardware Designs

Specification mining offers a solution by automating security specificat...
research
07/31/2023

AutoModel: Automatic Synthesis of Models from Communication Traces of SoC Designs

Modeling system-level behaviors of intricate System-on-Chip (SoC) design...

Please sign up or login with your details

Forgot password? Click here to reset