MetaML: Automating Customizable Cross-Stage Design-Flow for Deep Learning Acceleration

06/14/2023
by   Zhiqiang Que, et al.
0

This paper introduces a novel optimization framework for deep neural network (DNN) hardware accelerators, enabling the rapid development of customized and automated design flows. More specifically, our approach aims to automate the selection and configuration of low-level optimization techniques, encompassing DNN and FPGA low-level optimizations. We introduce novel optimization and transformation tasks for building design-flow architectures, which are highly customizable and flexible, thereby enhancing the performance and efficiency of DNN accelerators. Our results demonstrate considerable reductions of up to 92% in DSP usage and 89% in LUT usage for two networks, while maintaining accuracy and eliminating the need for human effort or domain expertise. In comparison to state-of-the-art approaches, our design achieves higher accuracy and utilizes three times fewer DSP resources, underscoring the advantages of our proposed framework.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
02/26/2020

DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architectures

The recent breakthroughs in deep neural networks (DNNs) have spurred a t...
research
03/26/2020

Enabling Efficient and Flexible FPGA Virtualization for Deep Learning in the Cloud

FPGAs have shown great potential in providing low-latency and energy-eff...
research
02/18/2021

Control Variate Approximation for DNN Accelerators

In this work, we introduce a control variate approximation technique for...
research
06/05/2020

Daydream: Accurately Estimating the Efficacy of Optimizations for DNN Training

Modern deep neural network (DNN) training jobs use complex and heterogen...
research
10/03/2022

Decompiling x86 Deep Neural Network Executables

Due to their widespread use on heterogeneous hardware devices, deep lear...
research
03/22/2022

NNReArch: A Tensor Program Scheduling Framework Against Neural Network Architecture Reverse Engineering

Architecture reverse engineering has become an emerging attack against d...
research
09/03/2023

WindMill: A Parameterized and Pluggable CGRA Implemented by DIAG Design Flow

With the cross-fertilization of applications and the ever-increasing sca...

Please sign up or login with your details

Forgot password? Click here to reset