MeLPUF: Memory in Logic PUF

12/06/2020
by   Christopher Vega, et al.
0

Physical Unclonable Functions (PUFs) are used for securing electronic designs across the implementation spectrum ranging from lightweight FPGA to server-class ASIC designs. However, current PUF implementations are vulnerable to model-building attacks; they often incur significant design overheads and are challenging to configure based on application-specific requirements. These factors limit their application, primarily in the case of the system on chip (SoC) designs used in diverse applications. In this work, we propose MeL-PUF - Memory-in-Logic PUF, a low-overhead, distributed, and synthesizable PUF that takes advantage of existing logic gates in a design and transforms them to create cross-coupled inverters (i.e. memory cells) controlled by a PUF control signal. The power-up states of these memory cells are used as the source of entropy in the proposed PUF architecture. These on-demand memory cells can be distributed across the combinational logic of various intellectual property (IP) blocks in a system on chip (SoC) design. They can also be synthesized with a standard logic synthesis tool to meet the area,power, or performance constraints of a design. By aggregating the power-up states from multiple such memory cells, we can create a PUF signature or digital fingerprint of varying size. We evaluate the MeL-PUF signature quality with both circuit-level simulations as well as with measurements in FPGA devices. We show that MeL-PUF provides high-quality signatures in terms of uniqueness, randomness, and robustness, without incurring large overheads. We also suggest additional optimizations that can be leveraged to improve the performance of MeL-PUF.

READ FULL TEXT

page 3

page 4

page 5

research
10/11/2020

SIGNED: A Challenge-Response Based Interrogation Scheme for Simultaneous Watermarking and Trojan Detection

The emergence of distributed manufacturing ecosystems for electronic har...
research
02/04/2020

Synthesizing Compact Hardware for Accelerating Inference from Physical Signals in Sensors

We present dimensional circuit synthesis, a new method for generating di...
research
05/22/2023

INVICTUS: Optimizing Boolean Logic Circuit Synthesis via Synergistic Learning and Search

Logic synthesis is the first and most vital step in chip design. This st...
research
03/23/2020

A distributed memory, local configuration technique for re-configurable logic designs

The use and location of memory in integrated circuits plays a key factor...
research
01/01/2021

Design of a Dynamic Parameter-Controlled Chaotic-PRNG in a 65nm CMOS process

In this paper, we present the design of a new chaotic map circuit with a...
research
09/11/2019

An SR Flip-Flop based Physical Unclonable Functions for Hardware Security

Physical Unclonable Functions (PUFs) have emerged as a promising solutio...
research
05/16/2023

Newad: A register map automation tool for Verilog

Large scale scientific instrumentation-and-control FPGA gateware designs...

Please sign up or login with your details

Forgot password? Click here to reset