Mechanism to Mitigate AVX-Induced Frequency Reduction

12/20/2018
by   Mathias Gottschlag, et al.
0

Modern Intel CPUs reduce their frequency when executing wide vector operations (AVX2 and AVX-512 instructions), as these instructions increase power consumption. The frequency is only increased again two milliseconds after the last code section containing such instructions has been executed in order to prevent excessive numbers of frequency changes. Due to this delay, intermittent use of wide vector operations can slow down the rest of the system significantly. For example, previous work has shown the performance of web servers to be reduced by up to 10 instructions. These performance variations are hard to predict during software development as the performance impact of vectorization depends on the specific workload. We describe a mechanism to reduce the slowdown caused by wide vector instructions without requiring extensive changes to existing software. Our design allows the developer to mark problematic AVX code regions. The scheduler then restricts execution of this code to a subset of the cores so that only these cores' frequency is affected. Threads are automatically migrated to a suitable core whenever necessary. We identify a suitable load balancing policy to ensure good utilization of all available cores. Our approach is able to reduce the performance variability caused by AVX2 and AVX-512 instructions by over 70

READ FULL TEXT
research
05/04/2020

Dim Silicon and the Case for Improved DVFS Policies

Due to thermal and power supply limits, modern Intel CPUs reduce their f...
research
08/24/2018

The Shift from Processor Power Consumption to Performance Variations: Fundamental Implications at Scale

The Intel Haswell-EP processor generation introduces several major advan...
research
12/23/2019

SSR: A Stall Scheme Reducing Bubbles in Load-Use Hazard of RISC-V Pipeline

Modern processors usually adopt pipeline structure and often load data f...
research
07/14/2020

TurboCC: A Practical Frequency-Based Covert Channel With Intel Turbo Boost

Covert channels are communication channels used by attackers to transmit...
research
08/09/2010

Scaling Turbo Boost to a 1000 cores

The Intel Core i7 processor code named Nehalem provides a feature named ...
research
01/03/2022

Freeway to Memory Level Parallelism in Slice-Out-of-Order Cores

Exploiting memory level parallelism (MLP) is crucial to hide long memory...
research
07/24/2023

New Covert and Side Channels Based on Retirement

Intel processors utilize the retirement to orderly retire the micro-ops ...

Please sign up or login with your details

Forgot password? Click here to reset