Maximum Power Point Tracking Circuit for an Energy Harvester in 130 nm CMOS Technology

09/23/2021
by   Adam Hudec, et al.
0

This paper presents design of a Maximum Power Point Tracking (MPPT) circuit and its functionality for tuning the maximum power transfer from an energy harvester (EH) unit. Simple and practical Perturb and Observe algorithm is investigated and implemented. We describe the circuit functionality and the improvements that have been introduced to the original algorithm. The proposed MPPT design is divided into three main blocks. The output signal is being generated by the PWM or PFM block. The tracking speed has been enhanced by implementing a variable step size in the Tracking Block. Finally, the overall power consumption of the MPPT circuit itself is controlled by the Power Management Block, which manages delivering the clock signal to the rest of the circuit. The RTL code of the proposed MPPT has been described in Verilog, then has been synthesized and placed-and-routed in a general purpose 130nm CMOS technology.

READ FULL TEXT
research
11/29/2018

A Rprop-Neural-Network-Based PV Maximum Power Point Tracking Algorithm with Short-Circuit Current Limitation

This paper proposes a resilient-backpropagation-neural-network-(Rprop-NN...
research
08/11/2014

Physical Computing With No Clock to Implement the Gaussian Pyramid of SIFT Algorithm

Physical computing is a technology utilizing the nature of electronic de...
research
06/30/2019

Improved Circuit Design of Analog Joint Source Channel Coding for Low-power and Low-complexity Wireless Sensors

To enable low-power and low-complexity wireless monitoring, an improved ...
research
03/27/2022

A Memristive Based Design of a Core Digital Circuit for Elliptic Curve Cryptography

The new emerging non-volatile memory (NVM) devices known as memristors c...
research
10/25/2018

Note on (active-)QRAM-style data access as a quantum circuit

We observe how an active (i.e., requring 2^n parallel control operations...
research
09/17/2015

A balanced rail-to-rail all digital comparator using only standard cells

An all-digital comparator with full input range is presented. It outperf...
research
01/01/2019

High Performance GNR Power Gating for Low-Voltage CMOS Circuits

A robust power gating design using Graphene Nano-Ribbon Field Effect Tra...

Please sign up or login with your details

Forgot password? Click here to reset