MAVERICK: Proactively detecting network control plane bugs using structural outlierness

01/22/2021
by   Vasudevan Nagendra, et al.
0

Proactive detection of network configuration bugs is important to ensure its proper functioning and reduce cost of network administrator. In this research, we propose to build the control plane verification engine MAVERICK that detects the bugs in the network control plane i.e., network device configurations and control plane states. MAVERICK automatically infers signatures for the control plane configurations (e.g., ACLs, route-maps, route-policies and so on) and states that allows administrators to automatically detect bugs with minimal human intervention. MAVERICK achieves this by effectively leveraging any structural deviation i.e., outliers in the network configurations that is organized as simple or complexly nested key-value pairs. The outliers that are calculated using signature-based outlier detection mechanism are further characterized for its severity and ranked or re-prioritized according to their criticality. We consider a wide set of heuristics and domain expertise factors for effectively to reduce both false positives and false negatives.Our evaluation on four medium to large-scale enterprise networks show that MAVERICK can automatically detect the bugs present in the network with approximately 75 accuracy. Further-more, With minimal administrator input i.e., with a few minutes of signature re-tuning, MAVERICK allows the administrators to effectively detect approximately 94 - 100 thereby ranking down less severe bugs and removing false positives.

READ FULL TEXT

page 1

page 7

research
11/01/2019

Twin-Finder: Integrated Reasoning Engine for Pointer-related Code Clone Detection

Detecting code clones is crucial in various software engineering tasks. ...
research
11/18/2019

Feature-Interaction Aware Configuration Prioritization for Configurable Code

Unexpected interactions among features induce most bugs in a configurabl...
research
06/18/2021

Effective Pre-Silicon Verification of Processor Cores by Breaking the Bounds of Symbolic Quick Error Detection

We present a novel approach to pre-silicon verification of processor des...
research
04/20/2022

LIGHTYEAR: Using Modularity to Scale BGP Control Plane Verification

Current network control plane verification tools cannot scale to large n...
research
06/05/2019

Tiramisu: Fast and General Network Verification

Today's distributed network control planes support multiple routing prot...
research
12/07/2021

Control Parameters Considered Harmful: Detecting Range Specification Bugs in Drone Configuration Modules via Learning-Guided Search

In order to support a variety of missions and deal with different flight...
research
10/27/2018

Exploiting The Laws of Order in Smart Contracts

We investigate a family of bugs in blockchain-based smart contracts, whi...

Please sign up or login with your details

Forgot password? Click here to reset