Machine Learning Clustering Techniques for Selective Mitigation of Critical Design Features

08/31/2020
by   Thomas Lange, et al.
0

Selective mitigation or selective hardening is an effective technique to obtain a good trade-off between the improvements in the overall reliability of a circuit and the hardware overhead induced by the hardening techniques. Selective mitigation relies on preferentially protecting circuit instances according to their susceptibility and criticality. However, ranking circuit parts in terms of vulnerability usually requires computationally intensive fault-injection simulation campaigns. This paper presents a new methodology which uses machine learning clustering techniques to group flip-flops with similar expected contributions to the overall functional failure rate, based on the analysis of a compact set of features combining attributes from static elements and dynamic elements. Fault simulation campaigns can then be executed on a per-group basis, significantly reducing the time and cost of the evaluation. The effectiveness of grouping similar sensitive flip-flops by machine learning clustering algorithms is evaluated on a practical example.Different clustering algorithms are applied and the results are compared to an ideal selective mitigation obtained by exhaustive fault-injection simulation.

READ FULL TEXT
research
01/24/2020

Accelerating Transient Fault Injection Campaigns by using Dynamic HDL Slicing

Along with the complexity of electronic systems for safety-critical appl...
research
01/24/2020

Efficient Fault Injection based on Dynamic HDL Slicing Technique

This work proposes a fault injection methodology where Hardware Descript...
research
07/25/2017

Optimizing Scrubbing by Netlist Analysis for FPGA Configuration Bit Classification and Floorplanning

Existing scrubbing techniques for SEU mitigation on FPGAs do not guarant...
research
10/17/2021

Characterizing and Improving the Resilience of Accelerators in Autonomous Robots

Motion planning is a computationally intensive and well-studied problem ...
research
02/13/2020

Functional Failure Rate Due to Single-Event Transients in Clock Distribution Networks

With technology scaling, lower supply voltages, and higher operating fre...
research
01/12/2017

Formal Analysis of SEU Mitigation for Early Dependability and Performability Analysis of FPGA-based Space Applications

SRAM-based FPGAs are increasingly popular in the aerospace industry due ...
research
03/02/2017

Adapting the DMTCP Plugin Model for Checkpointing of Hardware Emulation

Checkpoint-restart is now a mature technology. It allows a user to save ...

Please sign up or login with your details

Forgot password? Click here to reset