Leveraging Architectural Support of Three Page Sizes with Trident

11/24/2020
by   Venkat Sri Sai Ram, et al.
0

Large pages are commonly deployed to reduce address translation overheads for big-memory workloads. Modern x86-64 processors from Intel and AMD support two large page sizes – 1GB and 2MB. However, previous works on large pages have primarily focused on 2MB pages, partly due to lack of substantial evidence on the profitability of 1GB pages to real-world applications. We argue that in fact, inadequate system software support is responsible for a decade of underutilized hardware support for 1GB pages. Through extensive experimentation on a real system, we demonstrate that 1GB pages can improve performance over 2MB pages, and when used in tandem with 2MB pages for an important set of applications; the support for the latter is crucial but missing in current systems. Our design and implementation of in Linux fully exploit hardware supported large pages by dynamically and transparently allocating 1GB, 2MB, and 4KB pages as deemed suitable. speeds up eight memory-intensive applications by 18%, on average, over Linux's use of 2MB pages. We also propose , an extension to that effectively virtualizes 1GB pages via copy-less promotion and compaction in the guest OS. Overall, this paper shows that even GB-sized pages have considerable practical significance with adequate software enablement, in turn motivating architects to continue investing/innovating in large pages.

READ FULL TEXT

page 4

page 9

page 10

page 11

research
04/30/2018

Mosaic: An Application-Transparent Hardware-Software Cooperative Memory Manager for GPUs

Modern GPUs face a trade-off on how the page size used for memory manage...
research
07/15/2022

3PO: Programmed Far-Memory Prefetching for Oblivious Applications

Using memory located on remote machines, or far memory, as a swap space ...
research
01/12/2017

VESPA: VIPT Enhancements for Superpage Accesses

L1 caches are critical to the performance of modern computer systems. Th...
research
07/02/2017

Deep-learning-based data page classification for holographic memory

We propose a deep-learning-based classification of data pages used in ho...
research
08/22/2019

Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping

The miss rate of TLB is crucial to the performance of address translatio...
research
07/27/2022

On Using Linux Kernel Huge Pages with FLASH, an Astrophysical Simulation Code

We present efforts at improving the performance of FLASH, a multi-scale,...
research
04/29/2020

Towards Faster Reasoners By Using Transparent Huge Pages

Various state-of-the-art automated reasoning (AR) tools are widely used ...

Please sign up or login with your details

Forgot password? Click here to reset