LECTOR Based Clock Gating for Low Power Multi-Stage Flip Flop Applications

05/06/2018
by   Pritam Bhattacharjee, et al.
0

Power dissipation in integrated circuits is one of the major concerns to the research community, at the verge when more number of transistors are integrated on a single chip. The substantial source of power dissipation in sequential elements of the integrated circuit is due to the fast switching of high frequency clock signals. These signals do not carry any information and are mainly intended to synchronize the operation of sequential components. This unnecessary switching of Clock, during the HOLD phase of either logic 1 or logic 0, may be eliminated using a technique, called Clock Gating. In this paper, we have incorporated a recent clock gating style called LECTOR based clock gating LB CG to drive multi stage architecture and simulated its performance using 90nm CMOS Predictive Technology Model PTM with a power supply of 1.1V at 18GHz clock frequency. A substantial savings in terms of average power in comparison to its non gated correspondent have been observed.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
05/25/2018

Data-Dependent Clock Gating approach for Low Power Sequential System

Power dissipation in the sequential systems of modern CPU integrated chi...
research
02/14/2019

ERSFQ 8-bit Parallel Arithmetic Logic Unit

We have designed and tested a parallel 8-bit ERSFQ arithmetic logic unit...
research
07/15/2020

A 0.5GHz 0.35mW LDO-Powered Constant-Slope Phase Interpolator with 0.22% INL

Clock generators are an essential and critical building block of any com...
research
06/01/2018

A programmable clock generator for automatic Quality Assurance of LOCx2

The upgrade of ATLAS Liquid Argon Calorimeter (LAr) Phase-1 trigger requ...
research
08/28/2020

Reversible Computing with Fast, Fully Static, Fully Adiabatic CMOS

To advance the energy efficiency of general digital computing far beyond...
research
05/16/2022

Power and Skew Reduction Using Resonant Energy Recycling in 14-nm FinFET Clocks

As the demand for high-performance microprocessors increases, the circui...
research
02/13/2019

Fast Parallel Integer Adder in Binary Representation

An integer adder for integers in the binary representation is one of the...

Please sign up or login with your details

Forgot password? Click here to reset