LDPC Codes with Local and Global Decoding

01/11/2018
by   Eshed Ram, et al.
1

This paper presents a theoretical study of a new type of LDPC codes that is motivated by practical storage applications. LDPCL codes (suffix L represents locality) are LDPC codes that can be decoded either as usual over the full code block, or locally when a smaller sub-block is accessed (to reduce latency). LDPCL codes are designed to maximize the error-correction performance vs. rate in the usual (global) mode, while at the same time providing a certain performance in the local mode. We develop a theoretical framework for the design of LDPCL codes over the binary erasure channel. Our results include generalizing the density-evolution analysis to two dimensions, proving the existence of a decoding threshold and showing how to compute it, and constructing capacity-achieving sequences for any pair of local and global thresholds. In addition ,a trade-off between the gap to capacity and the number of full-block accesses is studied, and a finite-length analysis of ML decoding is performed to exemplify a trade-off between the locality capability and the full-block error-correcting capability.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
10/27/2019

Spatially Coupled LDPC Codes with Sub-Block Locality

A new type of spatially-coupled (SC) LDPC codes motivated by practical s...
research
05/27/2020

Spatially Coupled Codes with Sub-Block Locality: Joint Finite Length-Asymptotic Design Approach

SC-LDPC codes with sub-block locality can be decoded locally at the leve...
research
01/05/2023

Polar Codes with Local-Global Decoding

In this paper, we investigate a coupled polar code architecture that sup...
research
10/20/2020

On the Decoding Performance of Spatially Coupled LDPC Codes with Sub-block Access

We study spatially coupled LDPC codes that allow access to sub-blocks mu...
research
11/24/2020

Wedge-Lifted Codes

We define wedge-lifted codes, a variant of lifted codes, and we study th...
research
04/11/2020

DNN-aided Read-voltage Threshold Optimization for MLC Flash Memory with Finite Block Length

The error correcting performance of multi-level-cell (MLC) NAND flash me...
research
03/19/2021

Hierarchical Hybrid Error Correction for Time-Sensitive Devices at the Edge

Computational storage, known as a solution to significantly reduce the l...

Please sign up or login with your details

Forgot password? Click here to reset