Jitter-compensated VHT and its application to WSN clock synchronization

08/16/2018
by   Federico Terraneo, et al.
0

Accurate and energy-efficient clock synchronization is an enabler for many applications of Wireless Sensor Networks. A fine-grained synchronization is beneficial both at the system level, for example to favor deterministic radio protocols, and at the application level, when network-wide event timestamping is required. However, there is a tradeoff between the resolution of a WSN node's timekeeping device and its energy consumption. The Virtual High-resolution Timer (VHT) is an innovative solution, that was proposed to overcome this tradeoff. It combines a high-resolution oscillator to a low-power one, turning off the former when not needed. In this paper we improve VHT by first identifying the jitter of the low-power oscillator as the current limit to the technique, and then proposing an enhanced solution that synchronizes the fast and the slow clock, rejecting the said jitter. The improved VHT is also less demanding than the original technique in terms of hardware resources. Experimental results show the achieved advantages in terms of accuracy.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
07/08/2020

Energy Efficient Cross Layer Time Synchronization in Cognitive Radio Networks

Time synchronization is a vital concern for any Cognitive Radio Network ...
research
06/25/2020

Implementation of Symbol Timing Recovery for Estimation of Clock Skew

Time synchronization in any distributed network can be achieved by using...
research
12/14/2020

Synchronous LoRa Communication by Exploiting Large-Area Out-of-Band Synchronization

Many new narrowband low-power wide-area networks (LPWANs) (e.g., LoRaWAN...
research
07/23/2022

A Novel Rapid-flooding Approach with Real-time Delay Compensation for Wireless Sensor Network Time Synchronization

One-way-broadcast based flooding time synchronization algorithms are com...
research
09/20/2021

IEEE 802.1AS Clock Synchronization Performance Evaluation of an Integrated Wired-Wireless TSN Architecture

Industrial control systems present numerous challenges from the communic...
research
05/25/2018

Data-Dependent Clock Gating approach for Low Power Sequential System

Power dissipation in the sequential systems of modern CPU integrated chi...
research
10/23/2022

Flow-Level Packet Loss Detection via Sketch Decomposition and Matrix Optimization

For cloud service providers, fine-grained packet loss detection across d...

Please sign up or login with your details

Forgot password? Click here to reset