DeepAI AI Chat
Log In Sign Up

Irredundant Buffer and Splitter Insertion and Scheduling-Based Optimization for AQFP Circuits

by   Siang-Yun Lee, et al.

The adiabatic quantum-flux parametron (AQFP) is a promising energy-efficient superconducting technology. Before technology mapping, additional buffer and splitter cells need to be inserted into AQFP circuits to fulfill two special constraints: (1) Input signals to a logic gate need to arrive at the same time, thus shorter paths need to be delayed with buffers. (2) The output signal of a logic gate has to be actively branched with splitters if it drives multiple fanouts. Buffers and splitters largely increase the area and delay in AQFP circuits. Naïve buffer and splitter insertion and light-weight optimization using retiming techniques have been used in related works, and it is not clear how much space there is for further optimization. In this paper, we develop (a) a linear-time algorithm to insert buffers and splitters irredundantly, and (b) optimization methods by scheduling and by moving groups of gates, called chunks, together. Experimental results show a reduction of up to 39 and splitter cost. Moreover, as the technology is still developing and assumptions on the physical constraints are not clear yet, we also discuss the impacts of different assumptions with experimental results to motivate future research on AQFP register design.


page 1

page 2

page 3

page 4


Novel Efficient Scalable QCA XOR and Full Adder Designs

Circuit design based on Quantum-dots Cellular Automata technology offers...

Logic Design

Electronic circuits can be separated into two groups, digital and analog...

Lowering the T-depth of Quantum Circuits By Reducing the Multiplicative Depth Of Logic Networks

The multiplicative depth of a logic network over the gate basis {, ⊕, } ...

Bus Manufacturing Workshop Scheduling Method with Routing Buffer

Aiming at solving the problem that the moving route is complicated and t...

An O(bn^2) Time Algorithm for Optimal Buffer Insertion with b Buffer Types

Buffer insertion is a popular technique to reduce the interconnect delay...

Multiplierless Design of Very Large Constant Multiplications in Cryptography

This brief addresses the problem of implementing very large constant mul...

Synthesis of Majority Expressions through Primitive Function Manipulation

Due to technology advancements and circuits miniaturization, the study o...