Information Flow Coverage Metrics for Hardware Security Verification

04/12/2023
by   Andres Meza, et al.
0

Security graphs model attacks, defenses, mitigations, and vulnerabilities on computer networks and systems. With proper attributes, they provide security metrics using standard graph algorithms. A hyperflow graph is a register-transfer level (RTL) hardware security graph that facilitates security verification. A hyperflow graph models information flows and is annotated with attributes that allow security metrics to measure flow paths, flow conditions, and flow rates. Hyperflow graphs enable the understanding of hardware vulnerabilities related to confidentiality, integrity, and availability, as shown on the OpenTitan hardware root of trust under several threat models.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
06/24/2023

LLM-assisted Generation of Hardware Assertions

The security of computer systems typically relies on a hardware root of ...
research
07/21/2023

Augmented Symbolic Execution for Information Flow in Hardware Designs

We present SEIF, a methodology that combines static analysis with symbol...
research
10/11/2019

SoK: Hardware Security Support for Trustworthy Execution

In recent years, there have emerged many new hardware mechanisms for imp...
research
09/30/2019

Continuous Flow Analysis to Detect Security Problems

We introduce a tool that supports continuous flow analysis in order to d...
research
01/16/2018

Considerations regarding security issues impact on systems availability

Control systems behavior can be analyzed taking into account a large num...
research
07/18/2020

A New Doctrine for Hardware Security

In this paper, we promote the idea that recent woes in hardware security...
research
09/06/2021

QFlow: Quantitative Information Flow for Security-Aware Hardware Design in Verilog

The enormous amount of code required to design modern hardware implement...

Please sign up or login with your details

Forgot password? Click here to reset