In-memory Multi-valued Associative Processor

10/18/2021
by   Mira Hout, et al.
0

In-memory associative processor architectures are offered as a great candidate to overcome memory-wall bottleneck and to enable vector/parallel arithmetic operations. In this paper, we extend the functionality of the associative processor to multi-valued arithmetic. To allow for in-memory compute implementation of arithmetic or logic functions, we propose a structured methodology enabling the automatic generation of the corresponding look-up tables (LUTs). We propose two approaches to build the LUTs: a first approach that formalizes the intuition behind LUT pass ordering and a more optimized approach that reduces the number of required write cycles. To demonstrate these methodologies, we present a novel ternary associative processor (TAP) architecture that is employed to implement efficient ternary vector in-place addition. A SPICE-MATLAB co-simulator is implemented to test the functionality of the TAP and to evaluate the performance of the proposed AP ternary in-place adder implementations in terms of energy, delay, and area. Results show that compared to the binary AP adder, the ternary AP adder results in a 12.25% and 6.2% reduction in energy and area, respectively. The ternary AP also demonstrates a 52.64% reduction in energy and a delay that is up to 9.5x smaller when compared to a state-of-art ternary carry-lookahead adder.

READ FULL TEXT

page 1

page 6

page 12

research
03/01/2022

In-memory Associative Processors: Tutorial, Potential, and Challenges

In-memory computing is an emerging computing paradigm that overcomes the...
research
04/15/2021

pLUTo: In-DRAM Lookup Tables to Enable Massively Parallel General-Purpose Computation

Data movement between main memory and the processor is a significant con...
research
06/09/2022

AritPIM: High-Throughput In-Memory Arithmetic

Digital processing-in-memory (PIM) architectures are rapidly emerging to...
research
03/25/2016

ASIC-based Implementation of Synchronous Section-Carry Based Carry Lookahead Adders

The section-carry based carry lookahead adder (SCBCLA) topology was prop...
research
04/27/2017

An Efficient Reconfigurable FIR Digital Filter Using Modified Distribute Arithmetic Technique

This paper provides modified Distributed Arithmetic based technique to c...
research
03/23/2022

Spiking Neural Streaming Binary Arithmetic

Boolean functions and binary arithmetic operations are central to standa...
research
01/27/2019

Eva-CiM: A System-Level Energy Evaluation Framework for Computing-in-Memory Architectures

Computing-in-Memory (CiM) architectures aim to reduce costly data transf...

Please sign up or login with your details

Forgot password? Click here to reset