Improving the Reliability of Next Generation SSDs using WOM-v Codes

07/23/2022
by   Shehbaz Jaffer, et al.
0

High density Solid State Drives, such as QLC drives, offer increased storage capacity, but a magnitude lower Program and Erase (P/E) cycles, limiting their endurance and hence usability. We present the design and implementation of non-binary, Voltage-Based Write-Once-Memory (WOM-v) Codes to improve the lifetime of QLC drives. First, we develop a FEMU based simulator test-bed to evaluate the gains of WOM-v codes on real world workloads. Second, we propose and implement two optimizations, an efficient garbage collection mechanism and an encoding optimization to drastically improve WOM-v code endurance without compromising performance. A careful evaluation, including microbenchmarks and trace-driven evaluation, demonstrates that WOM-v codes can reduce Erase cycles for QLC drives by 4.4x-11.1x for real world workloads with minimal performance overheads resulting in improved QLC SSD lifetime.

READ FULL TEXT
research
12/21/2018

Reed-Solomon-Gabidulin Codes

We introduce Reed-Solomon-Gabidulin codes which is, at the same time, an...
research
04/26/2021

In Search of Optimal Data Placement for Eliminating Write Amplification in Log-Structured Storage

Log-structured storage has been widely deployed in various domains of st...
research
04/08/2019

Minimizing the Number of Detrimental Objects in Multi-Dimensional Graph-Based Codes

In order to meet the demands of data-hungry applications, data storage d...
research
08/04/2020

Construction of protograph-based LDPC codes with chordless short cycles

Controlling small size trapping sets and short cycles can result in LDPC...
research
09/21/2021

Endurance-Limited Memories: Capacity and Codes

Resistive memories, such as phase change memories and resistive random a...
research
07/31/2018

Emulating Hybrid Memory on NUMA Hardware

Non-volatile memory (NVM) has the potential to disrupt the boundary betw...
research
03/06/2020

Stretching the capacity of Hardware Transactional Memory in IBM POWER architectures

The hardware transactional memory (HTM) implementations in commercially ...

Please sign up or login with your details

Forgot password? Click here to reset