Implementation of Goldschmidt's Algorithm with hardware reduction

09/23/2019
by   Taposh Dutta-Roy, et al.
0

Division algorithms have been developed to reduce latency and to improve the efficiency of the processors. Floating point division is considered as a high latency operation. This papers looks into one such division algorithm, examines the hardware block diagram and suggests an alternative path which may be cost effective.

READ FULL TEXT

page 1

page 2

page 3

research
04/29/2017

A floating point division unit based on Taylor-Series expansion algorithm and Iterative Logarithmic Multiplier

Floating point division, even though being an infrequent operation in th...
research
02/17/2018

High Speed SRT Divider for Intelligent Embedded System

Increasing development in embedded systems, VLSI and processor design ha...
research
08/30/2020

An algorithm for dividing quaternions

In this work, a rationalized algorithm for calculating the quotient of t...
research
04/14/2023

A Numerical-based Parametric Error Analysis Method for Goldschmidt Floating Point Division

This paper proposes a parametric error analysis method for Goldschmidt f...
research
07/18/2022

Formally verified 32- and 64-bit integer division using double-precision floating-point arithmetic

Some recent processors are not equipped with an integer division unit. C...
research
02/06/2022

Alpha Blending with No Division Operations

Highly accurate alpha blending can be performed entirely with integer op...
research
01/25/2020

Fast Cubic Spline Interpolation

The Numerical Recipes series of books are a useful resource, but all the...

Please sign up or login with your details

Forgot password? Click here to reset