IMAC: In-memory multi-bit Multiplication andACcumulation in 6T SRAM Array

by   Mustafa Ali, et al.
Purdue University

`In-memory computing' is being widely explored as a novel computing paradigm to mitigate the well known memory bottleneck. This emerging paradigm aims at embedding some aspects of computations inside the memory array, thereby avoiding frequent and expensive movement of data between the compute unit and the storage memory. In-memory computing with respect to Silicon memories has been widely explored on various memory bit-cells. Embedding computation inside the 6 transistor (6T) SRAM array is of special interest since it is the most widely used on-chip memory. In this paper, we present a novel in-memory multiplication followed by accumulation operation capable of performing parallel dot products within 6T SRAM without any changes to the standard bitcell. We, further, study the effect of circuit non-idealities and process variations on the accuracy of the LeNet-5 and VGG neural network architectures against the MNIST and CIFAR-10 datasets, respectively. The proposed in-memory dot-product mechanism achieves 88.8 MNIST, respectively. Compared to the standard von Neumann system, the proposed system is 6.24x better in energy consumption and 9.42x better in delay.


page 1

page 8

page 9

page 11


Bit Parallel 6T SRAM In-memory Computing with Reconfigurable Bit-Precision

This paper presents 6T SRAM cell-based bit-parallel in-memory computing ...

Custom Memory Design for Logic-in-Memory: Drawbacks and Improvements over Conventional Memories

The speed of modern digital systems is severely limited by memory latenc...

Making Real Memristive Processing-in-Memory Faster and Reliable

Memristive technologies are attractive candidates to replace conventiona...

ADRA: Extending Digital Computing-in-Memory with Asymmetric Dual-Row-Activation

Computing in-memory (CiM) has emerged as an attractive technique to miti...

HYPERLOCK: In-Memory Hyperdimensional Encryption in Memristor Crossbar Array

We present a novel cryptography architecture based on memristor crossbar...

Mitigate Parasitic Resistance in Resistive Crossbar-based Convolutional Neural Networks

Traditional computing hardware often encounters on-chip memory bottlenec...

Please sign up or login with your details

Forgot password? Click here to reset