AI Chat AI Image Generator AI Video Text to Speech

High Speed and Area Efficient 2D DWT Processor based Image Compression" Signal & Image Processing

12/31/2010

∙

by Sugreev Kaur, et al.

∙

∙

This paper presents a high speed and area efficient DWT processor based design for Image Compression applications. In this proposed design, pipelined partially serial architecture has been used to enhance the speed along with optimal utilization and resources available on target FPGA. The proposed model has been designed and simulated using Simulink and System Generator blocks, synthesized with Xilinx Synthesis tool (XST) and implemented on Spartan 2 and 3 based XC2S100-5tq144 and XC3S500E-4fg320 target device. The results show that proposed design can operate at maximum frequency 231 MHz in case of Spartan 3 by consuming power of 117mW at 28 degree/c junction temperature. The result comparison has shown an improvement of 15

Sugreev Kaur
1 publication
Rajesh Mehra
1 publication

research

∙ 06/10/2018

Novel Architecture of Pipeline Radix 2 power of 2 SDF FFT Based on Digit-Slicing Technique

The prevalent need for very high-speed digital signals processing in wir...

0 Yazan Samir Algnabi, et al. ∙

research

∙ 08/26/2019

Cyclic Sequence Generators as Program Counters for High-Speed FPGA-based Processors

This paper compares the performance of conventional radix-2 program coun...

0 P. A. Suggate, et al. ∙

research

∙ 01/12/2012

An efficient FPGA implementation of MRI image filtering and tumor characterization using Xilinx system generator

This paper presents an efficient architecture for various image filterin...

0 S. Allin Christe, et al. ∙

research

∙ 10/16/2018

An Area Efficient 2D Fourier Transform Architecture for FPGA Implementation

Two-dimensional Fourier transform plays a significant role in a variety ...

0 Atin Mukherjee, et al. ∙

research

∙ 09/16/2021

Design Space Exploration of SABER in 65nm ASIC

This paper presents a design space exploration for SABER, one of the fin...

0 Malik Imran, et al. ∙

research

∙ 11/23/2020

Automated Floorplanning for Partially Reconfigurable Designs on Heterogenrous FPGAs

Floorplanning problem has been extensively explored for homogeneous FPGA...

0 Pingakshya Goswami, et al. ∙

research

∙ 08/30/2019

Fast Scenario Reduction for Power Systems by Deep Learning

Scenario reduction is an important topic in stochastic programming probl...

0 Qiao Li, et al. ∙