High-performance K-means Implementation based on a Simplified Map-Reduce Architecture

10/17/2016

∙

The k-means algorithm is one of the most common clustering algorithms and widely used in data mining and pattern recognition. The increasing computational requirement of big data applications makes hardware acceleration for the k-means algorithm necessary. In this paper, a simplified Map-Reduce architecture is proposed to implement the k-means algorithm on an FPGA. Algorithmic segmentation, data path elaboration and automatic control are applied to optimize the architecture for high performance. In addition, high level synthesis technique is utilized to reduce development cycles and complexity. For a single iteration in the k-means algorithm, a throughput of 28.74 Gbps is achieved. The performance shows at least 3.93x speedup compared with four representative existing FPGA-based implementations and can satisfy the demand of big data applications.

READ FULL TEXT

High-performance K-means Implementation based on a Simplified Map-Reduce Architecture

Using Multi-Core HW/SW Co-design Architecture for Accelerating K-means Clustering Algorithm

A New Framework for Expressing, Parallelizing and Optimizing Big Data Applications

A Hybrid Algorithm Based Robust Big Data Clustering for Solving Unhealthy Initialization, Dynamic Centroid Selection and Empty clustering Problems with Analysis

Big-means: Less is More for K-means Clustering

A Survey of Spiking Neural Network Accelerator on FPGA

High-Level FPGA Accelerator Design for Structured-Mesh-Based Explicit Numerical Solvers

Scalable Bayesian inference for self-excitatory stochastic processes applied to big American gunfire data

High-performance K-means Implementation based on a Simplified Map-Reduce Architecture

Related Research

Using Multi-Core HW/SW Co-design Architecture for Accelerating K-means Clustering Algorithm

A New Framework for Expressing, Parallelizing and Optimizing Big Data Applications

A Hybrid Algorithm Based Robust Big Data Clustering for Solving Unhealthy Initialization, Dynamic Centroid Selection and Empty clustering Problems with Analysis

Big-means: Less is More for K-means Clustering

A Survey of Spiking Neural Network Accelerator on FPGA

High-Level FPGA Accelerator Design for Structured-Mesh-Based Explicit Numerical Solvers

Scalable Bayesian inference for self-excitatory stochastic processes applied to big American gunfire data