High-level Synthesis

05/03/2019
by   Issam Damaj, et al.
0

Hardware synthesis is a general term used to refer to the processes involved in automatically generating a hardware design from its specification. High-level synthesis (HLS) could be defined as the translation from a behavioral description of the intended hardware circuit into a structural description similar to the compilation of programming languages (such as C and Pascal into assembly language. The chained synthesis tasks at each level of the design process include system synthesis, register-transfer synthesis, logic synthesis, and circuit synthesis. The development of hardware solutions for complex applications is no more a complicated task with the emergence of various HLS tools. Many areas of application have benefited from the modern advances in hardware design, such as automotive and aerospace industries, computer graphics, signal and image processing, security, complex simulations like molecular modeling, and DND matching. The field of HLS is continuing its rapid growth to facilitate the creation of hardware and to blur more and more the border separating the processes of designing hardware and software.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
12/08/2022

HLS-based Optimization of Tau Triggering Algorithm for LHC: a case study

With the current increase in the data produced by the Large Hadron Colli...
research
11/16/2020

Opportunities and Challenges for Circuit Board Level Hardware Description Languages

Board-level hardware description languages (HDLs) are one approach to in...
research
06/10/2020

Computational Design and Evaluation Methods for Empowering Non-Experts in Digital Fabrication

Despite the increasing availability of personal fabrication hardware and...
research
11/09/2021

vlang: Mapping Verilog Netlists to Modern Technologies

Portability of hardware designs between Programmable Logic Devices (PLD)...
research
10/21/2021

OpenABC-D: A Large-Scale Dataset For Machine Learning Guided Integrated Circuit Synthesis

Logic synthesis is a challenging and widely-researched combinatorial opt...
research
01/27/2022

High-level Synthesis using the Julia Language

The growing proliferation of FPGAs and High-level Synthesis (HLS) tools ...

Please sign up or login with your details

Forgot password? Click here to reset