Hardware Trojan Detection Using Controlled Circuit Aging

04/06/2020
by   Virinchi Roy Surabhi, et al.
0

This paper reports a novel approach that uses transistor aging in an integrated circuit (IC) to detect hardware Trojans. When a transistor is aged, it results in delays along several paths of the IC. This increase in delay results in timing violations that reveal as timing errors at the output of the IC during its operation. We present experiments using aging-aware standard cell libraries to illustrate the usefulness of the technique in detecting hardware Trojans. Combining IC aging with over-clocking produces a pattern of bit errors at the IC output by the induced timing violations. We use machine learning to learn the bit error distribution at the output of a clean IC. We differentiate the divergence in the pattern of bit errors because of a Trojan in the IC from this baseline distribution. We simulate the golden IC and show robustness to IC-to-IC manufacturing variations. The approach is effective and can detect a Trojan even if we place it far off the critical paths. Results on benchmarks from the Trust-hub show a detection accuracy of ≥99

READ FULL TEXT

page 2

page 3

page 4

page 6

page 9

page 12

page 19

page 21

research
03/15/2022

Automated Design Approximation to Overcome Circuit Aging

Transistor aging phenomena manifest themselves as degradations in the ma...
research
01/16/2022

Variability aware Golden Reference Free methodology for Hardware Trojan Detection Using Robust Delay Analysis

Many fabless semiconductor companies outsource their designs to third-pa...
research
08/04/2022

GNN4REL: Graph Neural Networks for Predicting Circuit Reliability Degradation

Process variations and device aging impose profound challenges for circu...
research
03/16/2022

Detecting silent data corruptions in the wild

Silent Errors within hardware devices occur when an internal defect mani...
research
01/17/2020

LASCA: Learning Assisted Side Channel Delay Analysis for Hardware Trojan Detection

In this paper, we introduce a Learning Assisted Side Channel delay Analy...
research
10/21/2022

A Trainable Sequence Learner that Learns and Recognizes Two-Input Sequence Patterns

We present two designs for an analog circuit that can learn to detect a ...
research
03/02/2020

TimingCamouflage+: Netlist Security Enhancement with Unconventional Timing (with Appendix)

With recent advances in reverse engineering, attackers can reconstruct a...

Please sign up or login with your details

Forgot password? Click here to reset