Hardware Support for FPGA Resource Elasticity

12/23/2021
by   Ahsan Javed Awan, et al.
0

FPGAs are increasingly being deployed in the cloud to accelerate diverse applications. They are to be shared among multiple tenants to improve the total cost of ownership. Partial reconfiguration technology enables multi-tenancy on FPGA by partitioning it into regions, each hosting a specific application's accelerator. However, the region's size can not be changed once they are defined, resulting in the underutilization of FPGA resources. This paper argues to divide the acceleration requirements of an application into multiple small computation modules. The devised FPGA shell can reconfigure the available PR regions with those modules and enable them to communicate with each other over Crossbar interconnect with the Wishbone bus interface. For each PR region being reconfigured, it updates the register file with the valid destination addresses and the bandwidth allocation of the interconnect. Any invalid communication request originating from the Wishbone master interface is masked in the corresponding master port of the crossbar. The allocated bandwidth for the PR region is ensured by the weighted round-robin arbiter in the slave port of the crossbar. Finally, the envisioned resource manager can increase or decrease the number of PR regions allocated to an application based on its acceleration requirements and PR regions' availability.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
03/19/2021

Enabling OpenMP Task Parallelism on Multi-FPGAs

FPGA-based hardware accelerators have received increasing attention main...
research
04/11/2022

Distributed Hardware Accelerated Secure Joint Computation on the COPA Framework

Performance of distributed data center applications can be improved thro...
research
10/12/2020

When HLS Meets FPGA HBM: Benchmarking and Bandwidth Optimization

With the recent release of High Bandwidth Memory (HBM) based FPGA boards...
research
04/06/2023

A computation of D(9) using FPGA Supercomputing

This preprint makes the claim of having computed the 9^th Dedekind Numbe...
research
06/05/2018

Combining Multiple Optimised FPGA-based Pulsar Search Modules Using OpenCL

Field-Programmable Gate Arrays (FPGAs) are widely used in the central si...
research
03/27/2020

Fakernet – small and fast FPGA-based TCP and UDP communication

A common theme of data acquisition systems is the transport of data from...
research
04/24/2019

Efficient FPGA Floorplanning for Partial Reconfiguration-Based Applications

Partial Reconfiguration (PR) is a technique that allows reconfiguring th...

Please sign up or login with your details

Forgot password? Click here to reset