Hardware architecture for high throughput event visual data filtering with matrix of IIR filters algorithm

07/02/2022

∙

Neuromorphic vision is a rapidly growing field with numerous applications in the perception systems of autonomous vehicles. Unfortunately, due to the sensors working principle, there is a significant amount of noise in the event stream. In this paper we present a novel algorithm based on an IIR filter matrix for filtering this type of noise and a hardware architecture that allows its acceleration using an SoC FPGA. Our method has a very good filtering efficiency for uncorrelated noise - over 99 has been tested for several event data sets with added random noise. We designed the hardware architecture in such a way as to reduce the utilisation of the FPGA's internal BRAM resources. This enabled a very low latency and a throughput of up to 385.8 MEPS million events per second.The proposed hardware architecture was verified in simulation and in hardware on the Xilinx Zynq Ultrascale+ MPSoC chip on the Mercury+ XU9 module with the Mercury+ ST1 base board.

READ FULL TEXT

Hardware architecture for high throughput event visual data filtering with matrix of IIR filters algorithm

Architecture Support for FPGA Multi-tenancy in the Cloud

A bi-directional Address-Event transceiver block for low-latency inter-chip communication in neuromorphic systems

hARMS: A Hardware Acceleration Architecture for Real-Time Event-Based Optical Flow

A fully pipelined FPGA accelerator for scale invariant feature transform keypoint descriptor matching,

Dynamic Resource-aware Corner Detection for Bio-inspired Vision Sensors

An efficient FPGA implementation of MRI image filtering and tumor characterization using Xilinx system generator

fpgaHART: A toolflow for throughput-oriented acceleration of 3D CNNs for HAR onto FPGAs

Hardware architecture for high throughput event visual data filtering with matrix of IIR filters algorithm

Related Research

Architecture Support for FPGA Multi-tenancy in the Cloud

A bi-directional Address-Event transceiver block for low-latency inter-chip communication in neuromorphic systems

hARMS: A Hardware Acceleration Architecture for Real-Time Event-Based Optical Flow

A fully pipelined FPGA accelerator for scale invariant feature transform keypoint descriptor matching,

Dynamic Resource-aware Corner Detection for Bio-inspired Vision Sensors

An efficient FPGA implementation of MRI image filtering and tumor characterization using Xilinx system generator

fpgaHART: A toolflow for throughput-oriented acceleration of 3D CNNs for HAR onto FPGAs