AI Chat AI Image Generator AI Video Text to Speech

General Matrix-Matrix Multiplication Using SIMD features of the PIII

11/18/2019

∙

by Douglas Aberdeen, et al.

∙

∙

Generalised matrix-matrix multiplication forms the kernel of many mathematical algorithms. A faster matrix-matrix multiply immediately benefits these algorithms. In this paper we implement efficient matrix multiplication for large matrices using the floating point Intel Pentium SIMD (Single Instruction Multiple Data) architecture. A description of the issues and our solution is presented, paying attention to all levels of the memory hierarchy. Our results demonstrate an average performance of 2.09 times faster than the leading public domain matrix-matrix multiply routines.

Douglas Aberdeen
2 publications
Jonathan Baxter
12 publications

research

∙ 01/24/2023

Acceleration of Multiple Precision Matrix Multiplication using Ozaki scheme

Optimized multiple precision basic linear computation, especially matrix...

0 Taiga Utsugiri, et al. ∙

research

∙ 03/26/2019

Matrix multiplication and universal scalability of the time on the Intel Scalable processors

Matrix multiplication is one of the core operations in many areas of sci...

0 Alexander Russkov, et al. ∙

research

∙ 03/10/2018

Towards a Multi-array Architecture for Accelerating Large-scale Matrix Multiplication on FPGAs

Large-scale floating-point matrix multiplication is a fundamental kernel...

0 Junzhong Shen, et al. ∙

research

∙ 11/12/2015

GEMMbench: a framework for reproducible and collaborative benchmarking of matrix multiplication

The generic matrix-matrix multiplication (GEMM) is arguably the most pop...

0 Anton Lokhmotov, et al. ∙

research

∙ 11/07/2020

FusedMM: A Unified SDDMM-SpMM Kernel for Graph Embedding and Graph Neural Networks

We develop a fused matrix multiplication kernel that unifies sampled den...

0 Md. Khaledur Rahman, et al. ∙

research

∙ 10/17/2021

High Level Synthesis Implementation of a Three-dimensional Systolic Array Architecture for Matrix Multiplications on Intel Stratix 10 FPGAs

In this paper, we consider the HLS implementation of a three-dimensional...

0 Paolo Gorlani, et al. ∙

research

∙ 08/03/2020

High Throughput Matrix-Matrix Multiplication between Asymmetric Bit-Width Operands

Matrix multiplications between asymmetric bit-width operands, especially...

0 Dibakar Gope, et al. ∙