Functional Specification of the RAVENS Neuroprocessor

07/27/2023
by   Adam Z. Foshie, et al.
0

RAVENS is a neuroprocessor that has been developed by the TENNLab research group at the University of Tennessee. Its main focus has been as a vehicle for chip design with memristive elements; however it has also been the vehicle for all-digital CMOS development, plus it has implementations on FPGA's, microcontrollers and software simulation. The software simulation is supported by the TENNLab neuromorphic software framework so that researchers may develop RAVENS solutions for a variety of neuromorphic computing applications. This document provides a functional specification of RAVENS that should apply to all implementations of the RAVENS neuroprocessor.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
03/25/2020

Verification and Design Methods for the BrainScaleS Neuromorphic Hardware System

This paper presents verification and implementation methods that have be...
research
11/01/2020

RANC: Reconfigurable Architecture for Neuromorphic Computing

Neuromorphic architectures have been introduced as platforms for energy ...
research
08/06/2022

NeuCASL: From Logic Design to System Simulation of Neuromorphic Engines

With Moore's law saturating and Dennard scaling hitting its wall, tradit...
research
09/12/2023

Optimized Implementation of Neuromorphic HATS Algorithm on FPGA

In this paper, we present first-ever optimized hardware implementation o...
research
03/21/2019

Dynamic Power Management for Neuromorphic Many-Core Systems

This work presents a dynamic power management architecture for neuromorp...
research
03/30/2020

The Operating System of the Neuromorphic BrainScaleS-1 System

BrainScaleS-1 is a wafer-scale mixed-signal accelerated neuromorphic sys...
research
09/03/2015

A Reconfigurable Mixed-signal Implementation of a Neuromorphic ADC

We present a neuromorphic Analogue-to-Digital Converter (ADC), which use...

Please sign up or login with your details

Forgot password? Click here to reset