FPGA Implementation of the CAR Model of the Cochlea

03/02/2015
by   Chetan Singh Thakur, et al.
0

The front end of the human auditory system, the cochlea, converts sound signals from the outside world into neural impulses transmitted along the auditory pathway for further processing. The cochlea senses and separates sound in a nonlinear active fashion, exhibiting remarkable sensitivity and frequency discrimination. Although several electronic models of the cochlea have been proposed and implemented, none of these are able to reproduce all the characteristics of the cochlea, including large dynamic range, large gain and sharp tuning at low sound levels, and low gain and broad tuning at intense sound levels. Here, we implement the Cascade of Asymmetric Resonators (CAR) model of the cochlea on an FPGA. CAR represents the basilar membrane filter in the Cascade of Asymmetric Resonators with Fast-Acting Compression (CAR-FAC) cochlear model. CAR-FAC is a neuromorphic model of hearing based on a pole-zero filter cascade model of auditory filtering. It uses simple nonlinear extensions of conventional digital filter stages that are well suited to FPGA implementations, so that we are able to implement up to 1224 cochlear sections on Virtex-6 FPGA to process sound data in real time. The FPGA implementation of the electronic cochlea described here may be used as a front-end sound analyser for various machine-hearing applications.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
09/11/2021

In-filter Computing For Designing Ultra-light Acoustic Pattern Recognizers

We present a novel in-filter computing framework that can be used for de...
research
12/14/2022

Event-driven Spectrotemporal Feature Extraction and Classification using a Silicon Cochlea Model

This paper presents a reconfigurable digital implementation of an event-...
research
04/30/2020

A convolutional neural-network model of human cochlear mechanics and filter tuning for real-time applications

Auditory models are commonly used as feature extractors for automatic sp...
research
12/07/2020

Real-Time Formal Verification of Autonomous Systems With An FPGA

Hamilton-Jacobi reachability analysis is a powerful technique used to ve...
research
03/29/2018

B-DCGAN:Evaluation of Binarized DCGAN for FPGA

We are trying to implement deep neural networks in the edge computing en...
research
05/31/2018

FPGA-based Acceleration of FT Convolution for Pulsar Search Using OpenCL

The Square Kilometre Array (SKA) project will be the world largest radio...
research
12/17/2021

Gate-Level Static Approximate Adders

This work compares and analyzes static approximate adders which are suit...

Please sign up or login with your details

Forgot password? Click here to reset