DeepAI AI Chat

FPGA Implementation of Multi-Layer Machine Learning Equalizer with On-Chip Training

12/07/2022

∙

by Keren Liu, et al.

∙

Chalmers University of Technology

∙

∙

We design and implement an adaptive machine learning equalizer that alternates multiple linear and nonlinear computational layers on an FPGA. On-chip training via gradient backpropagation is shown to allow for real-time adaptation to time-varying channel impairments.

Keren Liu
1 publication
Erik Börjeson
1 publication
Christian Häger
23 publications
Per Larsson-Edefors
3 publications

page 1

page 2

page 3

∙ 01/27/2023

Design of an FPGA-based USB 3.0 device controller

The traditional USB 3.0 communication based on FPGA uses an external chi...

0 Zhe Ning, et al. ∙

∙ 07/21/2019

Achieving Super-Linear Speedup across Multi-FPGA for Real-Time DNN Inference

Real-time Deep Neural Network (DNN) inference with low-latency requireme...

1 Weiwen Jiang, et al. ∙

∙ 05/31/2018

A Highly Parallel FPGA Implementation of Sparse Neural Network Training

We demonstrate an FPGA implementation of a parallel and reconfigurable a...

0 Sourya Dey, et al. ∙

∙ 01/11/2019

Low Precision Constant Parameter CNN on FPGA

We report FPGA implementation results of low precision CNN convolution l...

0 Thiam Khean Hah, et al. ∙

∙ 11/18/2019

Efficient Hardware Implementation of Incremental Learning and Inference on Chip

In this paper, we tackle the problem of incrementally learning a classif...

0 Ghouthi Boukli Hacene, et al. ∙

∙ 02/20/2018

Real-Time Dense Stereo Matching With ELAS on FPGA Accelerated Embedded Devices

For many applications in low-power real-time robotics, stereo cameras ar...

0 Oscar Rahnama, et al. ∙

∙ 01/14/2021

ANDROMEDA: An FPGA Based RISC-V MPSoC Exploration Framework

With the growing demands of consumer electronic products, the computatio...

0 Farhad Merchant, et al. ∙