FPGA-based Multi-Chip Module for High-Performance Computing

by   Yann Beilliard, et al.

Current integration, architectural design and manufacturing technologies are not suited for the computing density and power efficiency requested by Exascale computing. New approaches in hardware architecture are thus needed to overcome the technological barriers preventing the transition to the Exascale era. In that scope, we report successful fabrication of first ExaNoDe's MCM prototypes dedicated to Exascale computing applications. Each MCM was composed of 2 Xilinx Zynq Ultrascale+ MPSoC, assembled on advanced 68.5 mm x 55 mm laminate substrates specifically designed and fabricated for the project. Acoustic microscopy, x-ray, cross-section and Thermo-Moire investigations revealed no voids, shorts, delamination, cracks or warpage issues. Two MCMs were mounted on a daughter board by FORTH for testing purposes. The DDR memories on the 4 SODIMMs of the daughter board were successfully tested by running extensive Xilinx memory tests with clock frequencies of 1866 MHz and 2133 MHz. All 4 FPGAs were programmed with the Xilinx integrated bit error ratio test (IBERT) tailored for this board for links testing. All intra-board high-speed links between all FPGAs were stable at 10 Gbps, even under the more demanding 31-bit PRBS (Pseudorandom Binary Sequence) tests.


page 1

page 2


Architectural improvements and technological enhancements for the APEnet+ interconnect system

The APEnet+ board delivers a point-to-point, low-latency, 3D torus netwo...

VLSI Implementation of Novel Class of High Speed Pipelined Digital Signal Processing Filter for Wireless Receivers

The need for a high-performance transceiver with high Signal to Noise Ra...

FPGA with Improved Routability and Robustness in 130nm CMOS with Open-Source CAD Targetability

This paper outlines an FPGA VLSI design methodology that was used to rea...

Development of FEB Configuration Test Board for ATLAS NSW Upgrade

The FEB(front end board) configuration test board is developed aiming at...

Design of an Audio Interface for Patmos

This paper describes the design and implementation of an audio interface...

Microprocessor Design with Dynamic Clock Source and Multi-Width Instructions

This paper introduces a novel 32-bit microprocessor, based on the RISC-V...

Online Shaping for ISI Channels with a Limited Number of ADC Bits

An online shaping technique for high performance communication over Gaus...

Please sign up or login with your details

Forgot password? Click here to reset