FPGA Based Implementation of Deep Neural Networks Using On-chip Memory Only

02/04/2016

∙

Deep neural networks (DNNs) demand a very large amount of computation and weight storage, and thus efficient implementation using special purpose hardware is highly desired. In this work, we have developed an FPGA based fixed-point DNN system using only on-chip memory not to access external DRAM. The execution time and energy consumption of the developed system is compared with a GPU based implementation. Since the capacity of memory in FPGA is limited, only 3-bit weights are used for this implementation, and training based fixed-point weight optimization is employed. The implementation using Xilinx XC7Z045 is tested for the MNIST handwritten digit recognition benchmark and a phoneme recognition task on TIMIT corpus. The obtained speed is about one quarter of a GPU based implementation and much better than that of a PC based one. The power consumption is less than 5 Watt at the full speed operation resulting in much higher efficiency compared to GPU based systems.

READ FULL TEXT

FPGA Based Implementation of Deep Neural Networks Using On-chip Memory Only

CodeX: Bit-Flexible Encoding for Streaming-based FPGA Acceleration of DNNs

Accelerating Deterministic and Stochastic Binarized Neural Networks on FPGAs Using OpenCL

Near-Precise Parameter Approximation for Multiple Multiplications on A Single DSP Block

FPGA Implementations of 3D-SIMD Processor Architecture for Deep Neural Networks Using Relative Indexed Compressed Sparse Filter Encoding Format and Stacked Filters Stationary F

Throughput Optimizations for FPGA-based Deep Neural Network Inference

An FPGA Accelerated Method for Training Feed-forward Neural Networks Using Alternating Direction Method of Multipliers and LSMR

Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment

FPGA Based Implementation of Deep Neural Networks Using On-chip Memory Only

Related Research

CodeX: Bit-Flexible Encoding for Streaming-based FPGA Acceleration of DNNs

Accelerating Deterministic and Stochastic Binarized Neural Networks on FPGAs Using OpenCL

Near-Precise Parameter Approximation for Multiple Multiplications on A Single DSP Block

FPGA Implementations of 3D-SIMD Processor Architecture for Deep Neural Networks Using Relative Indexed Compressed Sparse Filter Encoding Format and Stacked Filters Stationary F

Throughput Optimizations for FPGA-based Deep Neural Network Inference

An FPGA Accelerated Method for Training Feed-forward Neural Networks Using Alternating Direction Method of Multipliers and LSMR

Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment