Formally Verifying WARP-V, an Open-Source TL-Verilog RISC-V Core Generator

11/05/2018 ∙ by Steven Hoover, et al. ∙ 0

Timing-abstract and transaction-level design using TL-Verilog have shown significant productivity gains for logic design. In this work, we explored the natural extension of transaction-level design methodology into formal verification. WARP-V is a CPU core generator written in TL-Verilog. Our primary verification vehicle for WARP-V was a formal verification framework for RISC-V, called riscv-formal. The timing-abstract and transaction-level logic modeling techniques of TL-Verilog greatly simplified the task of creating a harness connecting the WARP-V model to the verification interface of riscv-formal. Furthermore, the same harness works across all RISC-V configurations of WARP-V.

READ FULL TEXT
POST COMMENT

Comments

There are no comments yet.

Authors

This week in AI

Get the week's most popular data science and artificial intelligence research sent straight to your inbox every Saturday.