Formal Verification of a Programmable Hypersurface

07/17/2018
by   Panagiotis Kouvaros, et al.
0

A metasurface is a surface that consists of artificial material, called metamaterial, with configurable electromagnetic properties. This paper presents work in progress on the design and formal verification of a programmable metasurface, the Hypersurface, as part of the requirements of the VISORSURF research program (HORIZON 2020 FET-OPEN). The Hypersurface design is concerned with the development of a network of switch controllers that are responsible for configuring the metamaterial. The design of the Hypersurface, however, has demanding requirements that need to be delivered within a context of limited resources. This paper shares the experience of a rigorous design procedure for the Hypersurface network, that involves iterations between designing a network and its protocols and the formal evaluation of each design. Formal evaluation has provided results that, so far, drive the development team in a more robust design and overall aid in reducing the cost of the Hypersurface manufacturing. This paper presents work in progress on the design and formal verification of a programmable Hypersurface as part of the requirements of the VISORSURF research programme (HORIZON 2020 FET-OPEN).

READ FULL TEXT

page 1

page 2

page 3

page 4

research
10/18/2021

A Methodology for Developing a Verifiable Aircraft Engine Controller from Formal Requirements

Verification of complex, safety-critical systems is a significant challe...
research
11/16/2021

Experience Report: Teaching Code Analysis and Verification Using Frama-C

Formal methods provide systematic and rigorous techniques for software d...
research
11/19/2021

Formal verification of space systems designed with TASTE

Model-Based Systems Engineering (MBSE) is a development approach aiming ...
research
12/08/2021

FRETting about Requirements: Formalised Requirements for an Aircraft Engine Controller

[Context motivation] Eliciting requirements that are detailed and lo...
research
06/30/2021

Towards establishing formal verification and inductive code synthesis in the PLC domain

Nowadays, formal methods are used in various areas for the verification ...
research
09/10/2018

A case study in formal verification of a Java program

We describe a successful attempt to formally verify a simple genetic alg...
research
05/20/2021

A Terabit Hybrid FPGA-ASIC Platform for Switch Virtualization

The roll-out of technologies like 5G and the need for multi-terabit band...

Please sign up or login with your details

Forgot password? Click here to reset